EEWORLDEEWORLDEEWORLD

Part Number

Search

IXD5121D326ER

Description
Power Supply Management Circuit, Fixed, 1 Channel, CMOS, PDSO6, USP-6
CategoryPower/power management    The power supply circuit   
File Size1MB,19 Pages
ManufacturerIXYS
Environmental Compliance
Download Datasheet Parametric View All

IXD5121D326ER Overview

Power Supply Management Circuit, Fixed, 1 Channel, CMOS, PDSO6, USP-6

IXD5121D326ER Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1969786252
package instructionHVSON,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL7.45
Other featuresDETECTION VOLTAGE IS 2.6V
Adjustable thresholdNO
Analog Integrated Circuits - Other TypesPOWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 codeR-PDSO-N6
length2 mm
Number of channels1
Number of functions1
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHVSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum seat height0.6 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)1 V
Nominal supply voltage (Vsup)2 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Threshold voltage nominal+2.6V
Maximum time at peak reflow temperatureNOT SPECIFIED
width1.8 mm
Product Specification
Product Specification
IXD5121/5122/5123/5124
Voltage Detector with ON/OFF Control of the Watchdog
FEATURES
Detect Voltage Range 1.6 V – 5.0 V in 0.1 V
increments
Accuracy ± 2%
Hysteresis 5% (typical)
Low Power Consumption
0.4 μA (Detect at V
IN
= 1.0 V)
0.6 µA (Release at V
IN
= 1.0 V)
Operating Voltage Range 1.0 V – 6.0 V
0
Detect Voltage Temperature Drift ±100 ppm/ C
Output Configuration - N-channel Open Drain
Watchdog with ON/OFF Control
Pre-programmed Release Time of 3.13, 50, 100,
200, and 400 ms
Pre-programmed Watchdog Time of 50, 100,
200, 400, 800, and 1600 ms
0
Operating Ambient Temperature - 40 + 85 C
Packages : USP-6C and SOT-25
EU RoHS Compliant, Pb Free
The series consists of a reference voltage source,
delay circuit, comparator, and output driver. With the
built-in delay circuit, this series does not require any
external components.
The
output is active LOW, when voltage below
V
DFL
is detected.
The EN (
pin controls the ON/OFF state of the
watchdog functions. This pin in an active state
disables the watchdog function, while the voltage
detector remains operational.
The IXD5122 and IXD5124 series have internal pull-
up/down resistors respectively that allows use these
IC with watchdog function active, while EN (
pins
are left open.
The detect voltages are internally fixed in the range
of 1.6 V to 5.0 V in 0.1 V increments.
Six watchdog timeout periods are available in a range
of 50 ms to 1.6 s.
Five release delay times are available in a range of
3.13 ms to 400 ms.
With low power consumption and high accuracy, the
series is suitable for precision mobile equipment.
The IXD5121/22/23/24 in ultra small packages are
ideally suited for high-density PC boards.
The IXD5121/22/23/24 is available in N-channel open
drain output configuration only.
These detectors are available in USP-6C and SOT-
25 packages.
APPLICATIONS
Microprocessor reset circuitry
Memory battery back-up circuits
Power-on reset circuits
Power failure detection
System battery life and charge voltage monitors
DESCRIPTION
The IXD5121/22/23/24 are highly precise, low power
consumption, CMOS voltage detectors with watchdog
function, manufactured using laser trimming
technology.
TYPICAL APPLICATION CIRCUIT
TYPICAL PERFORMANCE CHARACTERISTIC
Supply Current vs. Input Voltage
IXD5121 - 4
V
DF
= 2.7 V
IXD5121/22 Application Circuit (R
PL2
is used with IXD5121 only)
IXD5123/24 Application Circuit (R
PL2
is used with IXD5123 only)
PS037401-0615
PRELIMINARY
1
About IFR
There is a sentence in TI's document:Notes:1) To clear an IFR bit, you must write a one to it, not a zero.If you want to clear an interrupt request, you must set the corresponding IFR bit to 0, so how...
wangencheng Analogue and Mixed Signal
Mingdeyang's simple design method - share a Verilog code to implement a matrix keyboard that can be used directly
[code]`define SCAN module key_scan( clk , rst_n , key_col, //Keyboard column input key_row, //Keyboard row output key_num, //Indicates which key is pressed, use 0~15 to indicate key_vld //Press valid ...
njiggih FPGA/CPLD
MSP430 learning PS2 keyboard control program
PS2 keyboard control#include msp430x14x.h#include "code.h"typedef unsigned char uchar;typedef unsigned int uint;#define BufferSize 32extern uchar kb_buffer[BufferSize];extern uchar input;extern uchar ...
火辣西米秀 Microcontroller MCU
Everyone, get enthusiastic.
The forum depends on everyone. It would be better if everyone can be more active ....
破茧佼龙 Power technology
Boot Camp for Sitara ARM Processors - Linux
...
qinkaiabc DSP and ARM Processors
Suddenly I found that CH579 is too powerful. I plan to make a product using CH579. Has anyone made a product using this chip?
The original MCU + serial port to network port module had a slow serial port and insufficient transmission rate. Later it was changed to CH395 but it was expensive and took up a lot of space. Suddenly...
shzps Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2208  2507  307  1558  1504  45  51  7  32  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号