AX3R3M35TB6.3X12 datasheet, PDF

AX3R3M35TB6.3X12: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 35V, 20% +Tol, 20% -Tol, 3.3uF; CategoryPassive components capacitor; File Size176KB，1 Pages; ManufacturerIBS Electronics Inc

Download Datasheet Parametric View All

AX3R3M35TB6.3X12 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 35V, 20% +Tol, 20% -Tol, 3.3uF

Parameter Name	Attribute value
Objectid	1218172565
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	3.3 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
Custom functions	Lead Length (Consult Factory)
diameter	6.3 mm
dielectric materials	ALUMINUM
length	12 mm
Manufacturer's serial number	AX
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Axial
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	35 V
series	AX
Terminal pitch	7.5 mm

Frequency Converter Knowledge: [url=http://www.61ic.com/vip/DSP/TIDSP/C2000/word/200710/12703.html]Inverter knowledge encyclopedia[/url]...; 呱呱 DSP and ARM Processors

It was reported online that a foreign guy was blackmailed after helping someone, and his girlfriend confirmed that the two had a collision: [align=left][color=#000][font=Helvetica, Arial, sans-serif] This morning, a group of pictures of "a foreign guy helping a woman who had fallen down and being blackmailed" were reprinted by many media ...; xuyiyi Talking

RS232 verilog string: I used a microcontroller to test a very simple RS232 program. The PC sent data to the FPGA, and then the FPGA sent the received data back to the PC. The program used was also from the Internet. The te...; luooove FPGA/CPLD

SJA1000: Is there any expert who has done SJA1000 circuit design? I would like to ask about software design!!! QQ contact: 411215846...; wenny MCU

C/C++ language and assembly language mixed programming problem - begging,,: Source code is attached: test.c file, the content is as follows: #includeextern unsigned int usqr(unsigned x); int main() { int a,b; a=82; b=usqr(a); printf("b is % d",b); } usqr_32.s assembly file, t...; xiaoneiwan Embedded System

FPGA Design and Implementation of Frame Synchronization System Data Download: Welcome to download FPGA Design and Implementation of Frame Synchronization System!...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components