EEWORLDEEWORLDEEWORLD

Part Number

Search

DL64R20-25S8-6106

Description
conn rcpt 25pos jam nut W/skt
CategoryThe connector   
File Size3MB,11 Pages
ManufacturerAll Sensors
Download Datasheet Parametric View All

DL64R20-25S8-6106 Online Shopping

Suppliers Part Number Price MOQ In stock  
DL64R20-25S8-6106 - - View Buy Now

DL64R20-25S8-6106 Overview

conn rcpt 25pos jam nut W/skt

DL64R20-25S8-6106 Parametric

Parameter NameAttribute value
Datasheets
MIL-C-83723 Series, 1, 3
Standard Package1
CategoryConnectors, Interconnects
FamilyCircular Connectors
PackagingBulk
Connector TypeReceptacle, Female Sockets
Number of Positions25
Shell Size - Inse20-25
Shell Size, MIL-
Mounting TypePanel Mount, Bulkhead - Front Side Nu
TerminatiCrim
Fastening TypeBayonet Lock
Orientati8
Ingress ProtectiIP67 - Dust Tight, Waterproof
Shell Material, FinishAluminum, Nickel Plated, Electroless
Contact FinishGold
Features-
Contact Finish Thickness50µin (1.27µm)
Current Rating7.5A, 23A
Voltage - Rated-
Operating Temperature-55°C ~ 200°C
Other NamesDDL64R20-25S8-6106
MIL-C-83723 Series 1 & 3
Deutsch Miniature Connectors with Bayonet or Threaded
Coupling Mechanisms for MIL-C-26482-26500-38300
Deutsch ECD Defense Aerospace Operations
5733 W. Whittier Ave., Hemet CA (USA) 92545
Phone 909/765-2200 • FAX 909/922-1544
mil83723_ser1_3
©Copyright 2001 Deutsch ECD
Brushless DC motor does not rotate
[code]/* MAIN.C file * * Copyright (c) 2002-2005 STMicroelectronics */ /* MAIN.C file Summary: 1. PD7 delays reversal to indicate system operation. 2. Power on, commutate according to the specified PW...
thor1991 stm32/stm8
FPGA design experience (Xi'an Datang Telecom)
Friends related to communications can take a look?...
unbj FPGA/CPLD
Could you please tell me whether TI has officially provided the test program for matrix operations of DSP C2000?
Does TI officially provide a test program for matrix operations?...
939561900 Microcontroller MCU
Altera's TimeQuest input delay min and max values
Can the min and max values of Altera's TimeQuest's input delay be understood as the approximate time range for data to reach the FPGA from the previous-level chip through the PCB routing?...
eeleader FPGA/CPLD
Some thoughts after watching the movie -------Advent
[size=4] I just finished watching this movie and I’m writing about it while I’m still hot. [/size] [size=4] I watched a movie called Arrival with the help of EEworld. It’s not that sci-fi, and it’s no...
ywlzh Talking
Please teach me a peak detection circuit composed of an op amp
The circuit schematic is shown below: The input is a 400kHz half-sine wave signal, Vmax=5.8V, Vmin=-0.4V 1. Is LM393 used as a comparator here? I don't know how to analyze the diode. 2. The op amp at ...
yaoyong Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1150  1676  515  1892  1658  24  34  11  39  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号