EEWORLDEEWORLDEEWORLD

Part Number

Search

Q36.0-JXS21P4-8-10/50-T2-FU-AEC-LF

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size2MB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance
Download Datasheet Parametric View All

Q36.0-JXS21P4-8-10/50-T2-FU-AEC-LF Overview

Parallel - Fundamental Quartz Crystal,

Q36.0-JXS21P4-8-10/50-T2-FU-AEC-LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7251041208
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL7.32
Other featuresAEC-Q200; AT-CUT; TR, 7 INCH
Ageing1 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.005%
frequency tolerance10 ppm
JESD-609 codee4
load capacitance8 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency36 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
physical sizeL2.0XB1.6XH0.55 (mm)/L0.079XB0.063XH0.022 (inch)
Series resistance40 Ω
surface mountYES
Terminal surfaceNickel/Gold (Ni/Au)
Automotive SMD Crystal · JXS21P4
- 4 Pad Version, 2.0 x 1.6 mm
- seam sealed ceramic/metal package
- all versions are AEC-Q200 qualified
- HMR version with extended shock & vibration immunity
actual size
2011/65/EC
RoHS
RoHS compliant
Pb free
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
shock resistance
drive level max.
aging
JXS21P4
16.0 ~ 40.0 MHz
(fund. AT-cut)
ESR (SERIES RESISTANCE RS)
frequency
in MHz
16.0 ~ 19.999
20.0 ~ 29.999
30.0 ~ 35.999
36.0 ~ 40.000
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
ESR max.
in ½
150
100
80
60
ESR typ.
in ½
120
70
50
40
±10 ppm, ±20 ppm, ±30 ppm
8 pF / 10 pF / 12 pF standard
(option: 6 pF ~ 16 pF / series)
< 5 pF
-40 °C ~ +125 °C (T2, T3) / -40 °C ~ +85 °C (T1)
> 100 g
100 µW
(half sine pulse, 6.0 ms)*
(10 µW recommended)
< ±3 ppm first year (< ± 1 ppm for tol. ±10 ppm)
MARKING
* optional HMR version: 3000G / half sine pulse / 0.3 ms
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
±15
ppm
±20
ppm
±25
ppm
frequency with load capacitance code
company code / date code / internal code
±50
ppm
±100
ppm
±30
ppm
date code: year/month; A ~ M: Jan. - Dec.; example 9A = 2019 January
9: 2019
0: 2020
1: 2021
2: 2022
3: 2023
4: 2024
Jan.
A
July
G
Febr.
B
Aug.
H
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
-20 °C ~ +70 °C
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
T1
T2
T3
available ∆ ask if available
DIMENSIONS
2.0
±0.1
#4
#3
1.6
±0.1
0.55 max.
#3
0.47
±0.05
0.64
±0.05
#4
#4
#3
1.1
±0.1
0.8
±0.1
1.4
±0.1
0.9
±0.1
0.50
±0.05
#1
#2
#2
#1
#1
#2
0.60
±0.05
top view
ORDER INFORMATION
side view
bottom view
#2–#4: connected to lid,
preferably connect to GND
crystal connection
pad layout
in mm
Q
Quartz
frequency
16.0 ~ 40.0 MHz
type
JXS21P4
load capacitance
8/10/12 pF std.
6 pF ~ 16 pF
S for series
tolerance at
25 °C
10 = ±10 ppm
20 = ±20 ppm
30 = ±30 ppm
stability vs.
temp. range
see table 1
blank =
T1 =
T2 =
T3 =
FU =
option 1
option 2
AEC = AEC-Q200 qualified
-20 °C ~ +70 °C
HMR = high mechanical reliability
-40 °C ~ +85 °C
(3000g/half sine wave/0.3ms)
-40 °C ~+105 °C
-40 °C ~+125 °C
for fundamental
frequencies ≥ 20 MHz
Example: Q 26.0-JXS21P4-12-30/50-T2-FU-AEC-LF
(Suffix LF = RoHS compliant / Pb free)
21032019
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
info@jauch.com
full found under: www.jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com
Experts will teach you how to build power-optimized designs using the new generation of FPGAs
[color=#666666][font=Sung][size=9pt][font=宋体][/font][/size][/font][/color] [color=#666666][font=Sung][size=9pt][font=宋体][b]Experts are here to teach you how to build power-optimized designs with the n...
银座水王 FPGA/CPLD
USB filter driver: Problem constructing IRP to read sector 0 of USB disk in OnStartDevice
Develop a USB disk filter driver, construct an IRP in OnStartDevice, the function number is IRP_MJ_READ, and then send this IRP packet to read sector 0 of the USB disk, but it cannot be read. Code: /*...
anliday Embedded System
STM32F769I-DISCO Evaluation (4) Development Environment Construction & Software System
[align=left]STMicroelectronics provides a very rich and complete development ecosystem for the Discovery evaluation board. In terms of IDE, it supports mainstream IDEs, such as MDK, IAR, GCC-based IDE...
dql2016 stm32/stm8
Linux-2.6.21 S3c6400 Interrupt Analysis (Original) - Shanghai Embedded Soman Technology Training Materials
Author: Xiajiashan (please respect the original, please indicate the source if reprinting) http://www.xiajiashan.com4: When an interrupt occurs, how does the kernel find this handle? The second questi...
xiajiashan Linux and Android
Ov9650 camera exposure control problem
Purpose: Disable AEC (auto-exposure control) and set the exposure time by yourself Problem: From the DataSheet, it is found that there are two AEC control registers, as follows Address RegisterName De...
lock Embedded System
SAM R21 Xplained Pro Development Kit
The Atmel SAM R21 Xplained Pro evaluation board is a hardware platform for evaluating the ATSAMR21G18A MCU. With the support of the ATMEL Studio integrated development platform, the evaluation kit can...
EEWORLD社区 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2504  2341  2187  817  219  51  48  45  17  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号