5221C160M0000BX datasheet, PDF

5221C160M0000BX: DescriptionLVDS Output Clock Oscillator; CategoryPassive components oscillator; File Size277KB，16 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/

Download Datasheet Parametric View All

5221C160M0000BX Overview

LVDS Output Clock Oscillator

Parameter Name	Attribute value
Objectid	7107083173
package instruction	GWDIP16,1.2
Reach Compliance Code	compliant
Other features	DIFFERENTIAL OUTPUT
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.5 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	20 ppm
linearity	10%
Installation features	SURFACE MOUNT
Number of terminals	16
Nominal operating frequency	160 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Output load	100 OHM
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	GWDIP16,1.2
physical size	25.4mm x 25.4mm x 4.191mm
longest rise time	0.5 ns
Maximum slew rate	40 mA
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	60/40 %

24G radar complete development solution: I would like to ask if anyone has developed a complete set of 24G radar. Please contact QQ[url=mailto:13380331958@163.com]3[/url]82755418. Thank you!...; qylin Automotive Electronics

How to implement hot swap of sd card: How to implement hot-swappable SD card using fat16 file system....; chap1 Embedded System

Amplitude stabilization circuit: We have not been able to come up with a circuit that can output a stable amplitude. Does anyone know how to do this? Please help....; princess. Electronics Design Contest

A comprehensive analysis of four high-speed storage interfaces. Who can beat SATA on the beach?: Reprinted from [url]http://ee.ofweek.com/2015-12/ART-8110-2809-29035734.html[/url] With faster data transmission speed, smaller space occupation and longer transmission distance, SATA interface succes...; 白丁 FPGA/CPLD

How to fix the problem of negative slack in timing constraints: I have already made the constraint in the sdc file create_clock -name {iclk_27M} -period 37.000 -waveform { 0.000 18.500 } [get_ports {iclk_27M}] but its slack is still negative. How can I solve this ...; 3008202060 FPGA/CPLD

What does the e73793836e41b1d26f52be19e89199e5 code mean?: What does the code e73793836e41b1d26f52be19e89199e5 mean?...; y0001 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components