EEWORLDEEWORLDEEWORLD

Part Number

Search

VJ05007-BP121CFULB

Description
CAPACITOR, CERAMIC, MULTILAYER, 200 V, BP, 0.00012 uF, SURFACE MOUNT, 1206, CHIP
CategoryPassive components    capacitor   
File Size77KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

VJ05007-BP121CFULB Overview

CAPACITOR, CERAMIC, MULTILAYER, 200 V, BP, 0.00012 uF, SURFACE MOUNT, 1206, CHIP

VJ05007-BP121CFULB Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1854244417
package instruction, 1206
Reach Compliance Codeunknown
Country Of OriginIsrael
ECCN codeEAR99
YTEOL7.82
capacitance0.00012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee0
Manufacturer's serial numberVJ
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTUBE
positive tolerance1%
Rated (DC) voltage (URdc)200 V
size code1206
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWRAPAROUND
DSCC 05007
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
DSCC Qualified Type 05007
FEATURES
Excellent aging characteristics
Stable BP, BR and BX dielectrics
Federal stock control number CAGE CODE 95275
Surface-mount, precious metal technology,
wet build process
Made with a combination of design, materials
and tight process control to achieve very high
field reliability
US defense supply center approved
Case size 1206
Tin/Lead (“Z” and “U” termination codes) available
Available
RoHS*
COMPLIANT
ELECTRICAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise specified
Operating Temperature:
BP, BR, BX: - 55 °C to + 125 °C
Capacitance Range:
BP = 0.5 pF to 6800 pF
BR = 1000 pF to 0.33 µF
BX = 1000 pF to 0.33 µF
Voltage Rating:
16 Vdc to 200 Vdc
Temperature Coefficient of Capacitance (TCC):
BP = 0 ± 30 ppm/°C from - 55 °C to + 125 °C with zero (0)
Vdc applied
BP = 0 ± 30 ppm/°C from - 55 °C to + 125 °C with 100 % rated
Vdc applied
BR = ± 15 % from - 55 °C to + 125 °C with zero (0) Vdc
applied
BR = + 15 %, - 40 % from - 55 °C to + 125 °C with 100 %
rated Vdc applied
BX = ± 15 % from - 55 °C to + 125 °C with zero (0) Vdc
applied
BX = + 15 %, - 25 % from - 55 °C to + 125 °C with 100 %
rated Vdc applied
Dissipation Factor (DF):
BP:
0.15 % max. at 1.0 V
rms
and 1 MHz for values
1000 pF
0.15 % max. at 1.0 V
rms
and 1 kHz for values > 1000 pF
BR and BX:
25 V ± 3.5 % max. at 1.0 V
rms
and 1 kHz
50 V ± 2.5 % max. at 1.0 V
rms
and 1 kHz
Aging Rate:
BP = 0 % maximum per decade
BR, BX = 1 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Withstanding Voltage (DWV):
This is the maximum voltage the capacitors are tested for
a 1 to 5 second period and the charge/discharge current
does not exceed 50 mA
200 Vdc: DWV at 250 % of rated voltage
DIMENSIONS
PART ORDERING
NUMBER
LENGTH
WIDTH
MAXIMUM
THICKNESS (T)
0.067
[1.68]
TERMINATIONS PAD
MINIMUM
0.010
[0.25]
MAXIMUM
0.028
[0.71]
VJ05007-
0.126 ± 0.008
[3.20 ± 0.20]
0.063 ± 0.008
[1.60 ± 0.20]
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number 45049
Revision: 20-Augr-07
For technical questions, contact: mlcc.specials@vishay.com
www.vishay.com
63
How to set Wince 5.0 so that the Folder Options-->Advanced Settings item is not selected
How to set the Folder Options-->Advanced Settings item in Wince 5.0 to be unchecked? It is checked by default. Where can I modify it to make it unchecked? What value is set to 0?...
trason Embedded System
0620 Weekly Highlights, Good Articles Worth Recalling
{:1_102:}Unknowingly, another week has passed. Let's take a look at the wonderful articles in the past week. [url=https://bbs.eeworld.com.cn/thread-492818-1-1.html]Disassembly and maintenance artifact...
okhxyyo Talking
How to solve the problem of memory full when compiling NIOSII?
Compilation always causes such errors, how to solve them? region onchip_memory2 is full (uart_232.elf section .text). Region needs to be 3824 bytes larger....
何事西风悲画扇 FPGA/CPLD
Year-end summary - suoma
2016 was the 30th anniversary of the release of Journey to the West; 2016, the second brother was over 60 years old; 2016, Shenzhou 11 was successfully launched; 2016, Trump won the election; 2016, su...
suoma Talking
Graphic dot matrix LCD display module user manual
12864 graphic dot matrix LCD module user manual, Chinese display 4 lines and 8 characters, with backlight...
maker MCU
Oh, these days are hard.
Ten years of construction, ten years of injury, ten years of hard work, the two are in a daze, once there were so many lofty ambitions, but now they have turned into bitter tears and broken hearts, a ...
comeon365 Talking

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1856  2350  1290  1915  1720  38  48  26  39  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号