EEWORLDEEWORLDEEWORLD

Part Number

Search

20021321-10094D1LF

Description
Board Connector, 94 Contact(s), 2 Row(s), Female, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size327KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

20021321-10094D1LF Overview

Board Connector, 94 Contact(s), 2 Row(s), Female, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

20021321-10094D1LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1321073153
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL9.4
body width0.118 inch
subject depth0.177 inch
body length2.368 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderFEMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance50 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage700VAC V
Durability100 Cycles
maximum insertion force2.1684 N
Insulation resistance1000000000 Ω
Insulator colorBLACK
JESD-609 codee3
Manufacturer's serial number20021321
Plug contact pitch0.05 inch
Match contact row spacing0.05 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.556 mm
Plating thicknessFLASH inch
polarization keyPOLARIZED HOUSING
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch1.27 mm
Termination typeSURFACE MOUNT
Total number of contacts94
Evacuation force-minimum value.1946 N
0.30
0.20
PDS: Rev :K
STATUS:Released
Printed: May 30, 2014
$89 FPGA development board trial storm hits
$89 FPGA development board trial storm hits...
phdwong FPGA/CPLD
(Repost) Use of the National Standard Font Library
National standard font display http://hi.baidu.com/liangsir168/blog/item/0592c515ad722112c93d6d1a.htmlDot matrix fonts in UCDOS: HZK12, HZK16, HZK24, ASC12, ASC16How to use a large number of Chinese c...
zhouning201 MCU
LED application advantages and existing problems
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] [hide] In the world's electricity usage structure, lighting electricity accounts for about 19% of the total electricity consumpt...
探路者 Mobile and portable
There are a lot of questions recently, please don't mind.
As shown in the figure below, the reference is the typical schematic diagram of SP232E Attached is the data sheet of SP232E. I want to ask a few basic questions: 1. Is this the end of the connection? ...
呜呼哀哉 Analog electronics
How to solve the while ((IFG1 & UTXIFG0)==0); stop?
Initialization function: void S_Init() { P6SEL&=~(SCK+SDA+SVCC); //Select P6.3 P6.4 as IO port output, P6.5 input P6DIR|=(SCK+SVCC); P6DIR&=~SDA; BCSCTL1=(XT2OFF+RSEL2); //Turn off XT2, 1MHz DOC DCOCT...
BADBOSS Microcontroller MCU
Top-level modules instantiate a good style
When instantiating the top-level module of Verilog, it is best to annotate the signal input and output, so that it is easy to understand. trn_clk( trn_clk_c ), // I 0 e+ V! r8 j; t1 `3 L.trn_reset_n( ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1639  1253  1007  1211  1293  34  26  21  25  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号