EEWORLDEEWORLDEEWORLD

Part Number

Search

ACSL00F32-13PZ(472)

Description
MIL Series Connector
CategoryThe connector    The connector   
File Size3MB,71 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

ACSL00F32-13PZ(472) Overview

MIL Series Connector

ACSL00F32-13PZ(472) Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7090947997
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL8.5
Other featuresSTANDARD: MIL-DTL-5015, POLARIZED
Back shell typeSOLID
Body/casing typeRECEPTACLE
Connector typeMIL SERIES CONNECTOR
Contact point genderMALE
Number of contacts18,5
Contact size16,12
Coupling typeTHREADED
rotation250
other instructionsWALL MOUNTING RECEPTACLE
empty shellNO
Environmental characteristicsCORROSION/ENVIRONMENT/MOISTURE RESISTANT
Filter functionNO
insulator materialNEOPRENE
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE AND PANEL
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
polarizationZ
Shell surfaceBLACK ZINC ALLOY
Shell materialALUMINIUM ALLOY
Housing size32
Termination typeSOLDER
Total number of contacts23
Unique insertion number32-13
Amphenol
®
AC and SAE AS50151
Threaded Standard Cylindrical Connectors
www.amphenol-industrial.com
Amphenol
®
97 Series Connectors are UL recognized and CSA recognized.
【GD32-colibri-F350RX】+USART to realize serial data communication
In GD32F350, there are 2 USART serial ports, USART0 and USART1. USART0 has more powerful functions, while USART1 only implements part of the functions of USART0. Each serial port can implement hardwar...
anger0925 GD32 MCU
FPGA Design and Application Books
Free book downloads available...
eeleader FPGA/CPLD
Moderator: NVIC_SystemReset() does not reset the system
I am using STM32F103ZET6 and need to perform a system reset. However, after calling the function NVIC_SystemReset();, the CPU is not reset. What could be the reason?...
zhang67766 stm32/stm8
A5 RTL8188EU Guide
[b]MY-SAMA5 Linux-3.18 RTL8188EU Development Guide[/b][color=rgb(37, 37, 37)][font=sans-serif][size=0.875em] [size=13.3px][align=center][b]Directory[/b][size=12.502px] [[color=rgb(11, 0, 128)][url=htt...
明远智睿Lan Linux and Android
[FPGA Tips] How to calculate the delay level?
wFPGA latency is usually 50 % due to routing and 50% due to logic.wDon't forget the clock-to-output time ( tco , output time ) and the clock-to-setup time ( tsu , setup time ) -The logic delay level w...
eeleader FPGA/CPLD
DSP external SDRAM cannot write data, thank you
The board model is TMS320VC5509, and the hardware emulator is XDS510. When doing external SDRAM expansion, data cannot be written. Please help me solve it, thank you. The error message is as follows: ...
WGCH19890113 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2616  1882  1352  2799  510  53  38  28  57  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号