EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT9366AE-1E2-30E125.000000T

Description
LVPECL Output Clock Oscillator, 125MHz Nom, PQFV-6
CategoryPassive components    oscillator   
File Size809KB,16 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT9366AE-1E2-30E125.000000T Overview

LVPECL Output Clock Oscillator, 125MHz Nom, PQFV-6

SIT9366AE-1E2-30E125.000000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145142114498
package instructionDILCC6,.2
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.71
Other featuresENABLE/DISABLE FUNCTION; BULK; ALSO COMPATIBLE WITH LVCMOS/TTL
maximum descent time0.29 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency125 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 0.9mm
longest rise time0.29 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT9366
Description
1 MHz to 220 MHz Ultra-low Jitter Differential Oscillator
Features
The
SiT9366
is a 1 MHz to 220 MHz differential MEMS
XO engineered for low-jitter applications. Utilizing
SiTime’s unique DualMEMS® temperature sensing and
TurboCompensation® technology, the SiT9366 delivers
exceptional dynamic performance by providing
resistance to airflow, thermal gradients, shock and
vibration. This device also integrates multiple on-chip
regulators to filter power supply noise, eliminating the
need for a dedicated external LDO.
The SiT9366 can be factory programmed for any
combination of frequency, stability, voltage, and output
signaling. Programmability enables designers to optimize
clock configurations while eliminating long lead times and
customization costs associated with quartz devices
where each frequency is custom built.
The wide frequency range and programmability makes
this device ideal for telecom, networking, and industrial
applications that require a variety of frequencies and
operate in noisy environments.
Refer to
Manufacturing Notes
for proper reflow profile,
tape and reel dimension, and other manufacturing
related information.
Any frequency between 1 MHz and 220 MHz accurate to
6 decimal places
(For additional frequencies, refer to
SiT9367
and
SiT9365
datasheets)
LVPECL, Low-swing LVPECL, LVDS and HCSL
output signaling
0.1 ps RMS phase jitter (random) for Ethernet applications
Frequency stability as low ±10 ppm
Wide temperature ranges from -40°C to 105°C
Industry-standard packages: 7.0 x 5.0 mm
2
, 5.0 x 3.2 mm
2
,
3.2 x 2.5 mm
2
packages
Applications
10/40/100 Gbps Ethernet, SONET, SATA, SAS,
Fibre Channel
Telecom, networking, instrumentation, storage, servers
Block Diagram
Package Pinout
OE/NC
NC
GND
1
2
3
6
5
4
VDD
OUT-
OUT+
Figure 1. SiT9366 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 6
for Pin Descriptions)
Rev 1.09
20 July 2021
www.sitime.com
Brand new real210 + brand new books only this time
The above package is 800 SF Express to pay, I don't need to say more about this price, moving on Saturday, work until Friday, if you need, please contact me at QQ1905753823...
hangzhoucainiao Buy&Sell
Single digital tube display program - Development board program one
[color=#2e8b57]/* ******************************************************************************* * * (C) Copyright 2007, Single-Chip Microcomputer Beginner's Garden * All Rights reserved. * * Project...
呱呱 MCU
I am a beginner in CPLD. Please give me some advice.
Program function description: When the rising edge of overcurrent_in is detected, overcurrent_out outputs a high level and maintains it for 5 seconds. My program is as follows: library ieee; use ieee....
heeh_only FPGA/CPLD
The square wave generated by FPGA looking up ROM table is seriously distorted, help!
At 5KHz the distortion is huge. How to solve it?...
523335234 FPGA/CPLD
Why not just do it once?
[backcolor=rgb(239, 245, 249)][size=14px]I wrote a program to read and write 24C256. [/size][/backcolor] [backcolor=rgb(239, 245, 249)][size=14px]First write 3 data into it, then read it out. [/size][...
chenbingjy Microcontroller MCU
A wonderful decade of engineering career (reprinted)
[color=#000][font=Arial, Helvetica, sans-serif, 宋体]In a few days, it will be the anniversary of my ten years in the industry. Looking back on the past ten years, the bitterness and happiness can only ...
qinkaiabc Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2872  1708  1417  2867  1222  58  35  29  25  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号