EEWORLDEEWORLDEEWORLD

Part Number

Search

DF9-31S-1V(59)

Description
conn recept 31pos 1mm smd gold
CategoryThe connector    The connector   
File Size225KB,8 Pages
ManufacturerHirose
Websitehttp://www.hirose-connectors.com/
Download Datasheet Parametric View All

DF9-31S-1V(59) Overview

conn recept 31pos 1mm smd gold

DF9-31S-1V(59) Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHirose
Reach Compliance Codeunknow
ECCN codeEAR99
Other featuresPOLARIZED
Board mount optionsPEG
body width0.165 inch
subject depth0.13 inch
body length0.831 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGOLD
Contact point genderFEMALE
Contact materialPHOSPHOR COPPER
contact modeSTAGGERED
Contact resistance50 mΩ
Contact styleBELLOWED TYPE
DIN complianceNO
Dielectric withstand voltage250VAC V
Durability100 Cycles
Filter functionNO
IEC complianceNO
Insulation resistance500000000 Ω
Insulator colorBEIGE
insulator materialPOLYAMIDE
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberDF9
Plug contact pitch0.039 inch
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation option 1LOCKING MECH
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature85 °C
Minimum operating temperature-45 °C
OptionsGENERAL PURPOSE
PCB contact patternSTAGGERED
PCB contact row spacing4.4958 mm
polarization keyPOLARIZED HOUSING
Rated current (signal)0.5 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length
Terminal pitch1 mm
Termination typeSURFACE MOUNT
Total number of contacts31
UL Flammability Code94V-0
1mm Pitch SMT Board to Board Connector(Standard Interface Connector Compliant with VESA FPDI-1)
DF9 Series
sFeatures
1. Compliant with the VESA FPDI-1 Standard Interface Connector
The 31 and 41 contact connectors comply with the standard connector specification for the flat panel display interface, which
U.S VESA. has selected as FPDI-1.
VESA: Video Electronics Standards Association
FPDI-1: Flat Panel Display Interface
2. Perfect Mis-insertion Prevention
The mating area is designed in a trapezoidal structure, and perfectly prevents the mis-insertion despite the miniature size.
3. Equipped with Easy Lock Mechanism
The easy lock mechanism assures the firm insertion and extraction properties as well as the insertion/extraction feeling touch.
4. Smooth Insertion and Extraction Feeling
The contact is constructed without the material fragible surface in the contact portion, and provides a smooth insertion and
use feeling.
5. Setting Two Type Platings as Standard
Two type platings, tin plating and gold plating, are prepared, and either appropriate plating can be selected under cost and
use conditions.
Structure to Prevent Mis-insertion
Lock Mechanism
sApplications
LCD (Liquid Crystal Display), Mobile phone, Note PC
A278
Meaning of FPGA pins
User I/O: No explanation required. Configuration pins: MSEL[1:0] Used to select configuration mode, such as AS, PS, etc. DATA0 FPGA serial data input, connected to the serial data output pin of the co...
白丁 FPGA/CPLD
I have some trouble with DS1302. Can you help me with the program?
This is my DS1302. Can anyone help me try it? SCLK=P1^0, IO=P1^1, REST=P1^2; the digital tube segment is P3 port, the bit is P2^0-P2^3, but I show 1100. I don't know what's going on. Please help me ch...
ylf175300 51mcu
DeviceIoControl parameter transfer problem in WinCE6.0 audio driver
I am using the audio driver in the BSP that comes with LPC3250. When I call DeviceIoControl in the application to open the audio device, an error occurs during compilation, saying that IOCTL_WAV_MESSA...
yuanyou Embedded System
S3C2410 LED lighting small program! !
I just bought a development board and want to write a program to light up an LED. The s3c2410 board has two LEDs connected to GPF4 and GPF7. I want to light up these two LEDs, but I can't write a prog...
acc03 Embedded System
Basic knowledge that electronic engineers must know
[b][b]Electronic Engineers' Essential Basic Knowledge Handbook (10 Volumes)[/b][url=https://download.eeworld.com.cn/detail/maylove/1323]https://download.eeworld.com.cn/detail/maylove/1323[/url][/b]...
maylove Analogue and Mixed Signal
[Graduation Project] Design of Arbitrary Waveform Generator Based on Single Chip Microcomputer and CPLD.pdf
Design of arbitrary waveform generator based on single chip microcomputer and CPLD.pdf...
okwmj FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2355  1760  2725  1976  1331  48  36  55  40  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号