EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20216152132AJEGW

Description
Array/Network Resistor, Bussed, Thin Film, 0.1W, 21300ohm, 100V, 0.05% +/-Tol, -100,100ppm/Cel, 4427
CategoryPassive components    The resistor   
File Size92KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20216152132AJEGW Overview

Array/Network Resistor, Bussed, Thin Film, 0.1W, 21300ohm, 100V, 0.05% +/-Tol, -100,100ppm/Cel, 4427

FP20216152132AJEGW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid976756950
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL6.9
structureFlatpack
Network TypeBussed
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.03 mm
Package length11.18 mm
Package formDIP
Package width6.73 mm
method of packingWaffle Pack
Rated power dissipation(P)0.1 W
resistance21300 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code4427
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Tolerance0.05%
Operating Voltage100 V
FP200, FP201, FP202
www.vishay.com
Vishay Dale Thin Film
Hermetic Flat Pack Thin Film Resistor, Surface Mount Network
FEATURES
Product may not
be to scale
Military/aerospace
Hermetically sealed
Compliant to RoHS Directive 2002/95/EC
Halogen-free according to IEC 61249-2-21
definition
Note
*
Pb containing terminations are not RoHS compliant, exemptions
may apply
Vishay Dale Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 years to 30 years life required for
space applications. The fabrication of these devices is
performed under tight procedural and environmental
controls to insure conformance to all 883C level H or K
requirements. Custom configurations, values and tolerance
combinations are available with fast turnaround.
SCHEMATICS
FP200
Number of Resistors
Number of Leads
Type Connection
Values Available
1
7, 8
14, 16
Isolated
500
to 100 k
FP201
Number of Resistors
Number of Leads
Type Connection
Values Available
12, 14
14, 16
Series
500
to 100 k
1
FP202
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
to 100 k
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Pin/Lead Number
Resistance Range
TCR: Absolute
TCR: Tracking
Tolerance: Absolute
Tolerance: Ratio
Power Rating: Resistor
Power Rating: Package
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Thermal EMF
Shelf Life Stability: Absolute
Shelf Life Stability: Ratio
Revision: 20-Oct-11
SPECIFICATIONS
Passivated nichrome
14, 16
10
to 1 M (total)
± 10 ppm/°C to 50 ppm/°C
± 5 ppm/°C (standard)
± 0.05 % to ± 1 %
± 0.01 % to ± 0.1 %
100 mW
800 mW
R
± 0.05 %
R
± 0.015 %
-
100 V max. not to exceed
P
x
R
- 55 °C to + 125 °C
- 55 °C to + 150 °C
-
-
R
± 0.01 %
R
± 0.002 %
CONDITIONS
-
-
-
-
-
-
-
-
70 °C
2000 h at + 70 °C
2000 h at + 70 °C
-
-
-
-
-
-
1 year at + 25 °C
1 year at + 25 °C
Document Number: 61073
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
How to crack AD13 completely
Can you share the AD13 cracking tutorials you know? Thank you!...
电子科技研究 PCB Design
Latest Cadence (Allegro) video tutorial
I got a copy of the cadence (allegro) video tutorial 15.5 from a friend. It is an internal video handout of a training class. It is very clear, very specific and detailed, and is a good resource for s...
feixue112 Embedded System
Showing the process of WEBENCH design + inductive sensing Position (Coil) design
Use WH to design an interesting inductive sensing circuit Position (Coil). The detailed design steps are as follows:...
hanskying666 Analogue and Mixed Signal
[2022 Digi-Key Innovation Design Competition] Material Unboxing - STM32H745I-DISCO
[i=s]This post was last edited by lansebuluo on 2022-6-19 18:47[/i]First of all, I am very happy to be shortlisted for this event organized by Dejie. I would like to thank the judges and the beautiful...
lansebuluo DigiKey Technology Zone
What is the trigger timing execution time of the clock?
I have been learning about FPGA recently and have learned about clock triggering, but there are many questions that I don't understand. I hope someone can explain, for example: always(posedge CLK) beg...
ydcman FPGA/CPLD
Using Altium Designer
Altium Designer usage - Quickly create schematic package When creating schematic package for a device with a large number of pins, you can use the "smart grid insert" function provided by AD to quickl...
tx_xy PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 382  227  2497  2409  607  8  5  51  49  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号