EEWORLDEEWORLDEEWORLD

Part Number

Search

DSPIC33CH128MP206-H/MR

Description
Digital Signal Processor, 0-Ext Bit, 64MHz, CMOS, PQCC64
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size5MB,822 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Download user manual Parametric View All

DSPIC33CH128MP206-H/MR Overview

Digital Signal Processor, 0-Ext Bit, 64MHz, CMOS, PQCC64

DSPIC33CH128MP206-H/MR Parametric

Parameter NameAttribute value
Objectid8365890783
package instructionQFN-64
Reach Compliance Codecompliant
Country Of OriginThailand
ECCN code3A991.A.2
YTEOL8.2
Other features4K BYTES INTERNAL DATA RAM IN SLAVE CORE AVAILABLE
Address bus width
barrel shifterYES
bit size16
boundary scanYES
maximum clock frequency64 MHz
External data bus width
FormatFIXED POINT
Integrated cacheNO
Internal bus architectureMULTIPLE
JESD-30 codeS-PQCC-N64
length9 mm
low power modeYES
Number of DMA channels8
Number of external interrupt devices4
Number of serial I/Os2
Number of terminals64
Number of timers5
On-chip data RAM width8
On-chip program ROM width24
Maximum operating temperature150 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Encapsulate equivalent codeLCC64,.35SQ,20
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
RAM (number of words)16384
ROM programmabilityFLASH
Maximum seat height1 mm
Maximum slew rate63.6 mA
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
width9 mm
uPs/uCs/peripheral integrated circuit typeDIGITAL SIGNAL PROCESSOR, CONTROLLER
dsPIC33CH128MP508 FAMILY
28/36/48/64/80-Pin Dual Core, 16-Bit Digital Signal Controllers
with High-Resolution PWM and CAN Flexible Data (CAN FD)
Operating Conditions
• 3V to 3.6V, -40°C to +125°C:
- Master Core: DC to 90 MIPS
- Slave Core: DC to 100 MIPS
• 3V to 3.6V, -40°C to +150°C:
- Master Core: DC to 60 MIPS
- Slave Core: DC to 60 MIPS
Power Management
• Low-Power Management Modes
(Sleep, Idle, Doze)
• Integrated Power-on Reset and Brown-out Reset
High-Resolution PWM with Fine Edge
Placement
• Up to 12 PWM Channels:
- Four channels for Master
- Eight channels for Slave
• 250 ps PWM Resolution
• Applications Include:
- DC/DC Converters
- AC/DC power supplies
- Uninterruptable Power Supply (UPS)
- Motor Control: BLDC, PMSM, SR, ACIM
Core: Dual 16-Bit dsPIC33CH CPU
• Master/Slave Core Operation
• Independent Peripherals for Master Core and
Slave Core
• Dual Partition for Slave PRAM LiveUpdate
• Configurable Shared Resources for Master Core
and Slave Core
• Master Core with 64-128 Kbytes of Program
Flash with ECC and 16K RAM
• Slave Core with 24 Kbytes of Program RAM
(PRAM) with ECC and 4K Data Memory RAM
• Fast Six-Cycle Divide
• Message Boxes and FIFO to Communicate
Between Master and Slave (MSI)
• Code Efficient (C and Assembly) Architecture
• 40-Bit Wide Accumulators
• Single-Cycle (MAC/MPY) with Dual Data Fetch
• Single-Cycle, Mixed-Sign MUL Plus Hardware
Divide
• 32-Bit Multiply Support
• Five Sets of Interrupt Context Selected Registers
and Accumulators per Core for Fast Interrupt
Response
• Zero Overhead Looping
Timers/Output Compare/Input Capture
• Two General Purpose 16-Bit Timers:
- One each for Master and Slave
• Peripheral Trigger Generator (PTG) Module:
- One module for Master
- Slave can interrupt on select PTG sources
- Useful for automating complex sequences
• 12 SCCP Modules:
- Eight modules for Master
- Four modules for Slave
- Timer, Capture/Compare and PWM Modes
- 16 or 32-bit time base
- 16 or 32-bit capture
- Four-deep capture buffer
- Fully Asynchronous Operation, Available in
Sleep Modes
Clock Management
Internal Oscillator
Programmable PLLs and Oscillator Clock Sources
Master Reference Clock Output
Slave Reference Clock Output
Fail-Safe Clock Monitor (FSCM)
Fast Wake-up and Start-up
Backup Internal Oscillator
LPRC Oscillator
2017-2019 Microchip Technology Inc.
DS70005319D-page 1
PLC Learning Methods
[p=25, 2, left][font=微软雅黑, "][b]Suggestions[/b][/font][/p][p=28, 2, left][font=微软雅黑, "]Some beginners spend a lot of time on theory, but still don't understand PLC after half a year. In fact, they jus...
工控老司机 MCU
Have you received your TI prizes? [Check your newly upgraded myTI account now]
Look at the picture, I just received the prompt...
fxyc87 Analogue and Mixed Signal
Can a microcontroller implement FTP or TFTP?
I am using LCP2368 ARM7 core 8-bit microcontroller, I don't know if it can realize FTP or TFTP function. It only has 512K Flash, and can't be expanded. Please give me some advice!...
laoting Embedded System
How to use FPGA to integrate multiple signals into one signal?
Combine multiple digital signals into one signal and then send this signal to DAC to convert it into analog signal application...
skdarkness Embedded System
Filter design and implementation
There is about 100mv of noise in the waveform in the figure, and the voltage of the horizontal line is 2V. Can the noise be filtered out to below 10mv or lower through a first-order active filter (the...
S3S4S5S6 Analog electronics
Question about reset
There are two reset signals, POR and PUC. Why are there two signals and what are the differences in their reset results? Please give me some advice....
面朝大海226 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 60  2695  1795  683  381  2  55  37  14  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号