51740-10205607CLF datasheet, PDF

51740-10205607CLF: DescriptionBoard Connector, Female, Right Angle, Press Fit Terminal, Locking, Receptacle; CategoryThe connector The connector; File Size243KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51740-10205607CLF Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Locking, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	308965912
Reach Compliance Code	compliant
ECCN code	EAR99
Board mount options	SPLIT BOARD LOCK
body width	0.47 inch
subject depth	0.5 inch
body length	4.3 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact completed and terminated	Tin (Sn)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	20 mΩ
Contact style	HYBRID
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
maximum insertion force	.973 N
Insulation resistance	10000000000 Ω
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	51740
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.135 inch
Termination type	PRESS FIT
Evacuation force-minimum value	.17792 N

PDM: Rev:R

STATUS:

Released

Printed: Dec 20, 2010

How to define bit fields for data in a structure in C language?: Normally, if you set the size of a structure member, it should be as follows [code] typedef struct { char a:1; char b:1; char c:3; char d:3; } [/code] If you want to define an array in a structure, ho...; littleshrimp MCU

Problems with FPGA PLLs: I would like to ask you, the result of the phase-locked loop provided by FPGA is that the frequency is equal and the phase difference is constant, but is the phase difference value finally locked each...; eeleader FPGA/CPLD

I would like to ask a question about drawing a schematic: It's my first time drawing a board, and I want to make some holes on the board. These holes will serve as power input and signal output. What components should I put in these holes when drawing the sc...; lengmian1001 PCB Design

For the new coronavirus vaccine, why is it injected into the arm and not the buttocks?: I read the news this morning, the topic is quite interesting:...; 3228 Talking

315——Let’s talk about how you “fall into traps” and “avoid traps” during the shopping process?: [font=微软雅黑][size=3][color=#000000]315 is coming soon. What electronic products have you bought recently? [/color][/size][/font] [font=微软雅黑][size=3][color=#000000] [/color][/size][/font] [font=微软雅黑][si...; eric_wang Talking

Help---Use EDA to implement a 4-digit decimal password lock: Does anyone have any information on this? Please send it to my email: [email]tangkit@163.com[/email] or discuss it here. You can also give me some tips. Thank you... :) :) :)...; oneonone FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components