EEWORLDEEWORLDEEWORLD

Part Number

Search

ZPEM-1820-354SN

Description
Circular Connector,
CategoryThe connector    The connector   
File Size5MB,104 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

ZPEM-1820-354SN Overview

Circular Connector,

ZPEM-1820-354SN Parametric

Parameter NameAttribute value
Objectid7290577652
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL8.5
Back shell typeSOLID
subject depth7 inch
Body diameter2.813 inch
Body/casing typePLUG
Connector typeCIRCULAR CONNECTOR
Contact point genderFEMALE
Coupling typeTHREADED
empty shellNO
Environmental characteristicsCORROSION/MOSITURE RESISTANT
Filter functionNO
MIL complianceNO
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsYES
Installation typeCABLE
Maximum operating temperature107 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
GuidelineCSA; UL
Shell surfaceANODIC
Shell materialALUMINUM ALLOY
Housing size20
Termination typeCRIMP
Total number of contacts47
Amphenol
Fluke-279FC——New World
The "visible light" band that the human eye can see is actually only a very narrow section of the entire electromagnetic spectrum. Let's use the Fluke-279FC to take a look at what the world of infrare...
tianshuihu Test/Measurement
Detailed analysis of the power-on sequence of TMS320F28335 and TMS320F2812
Nowadays, with the continuous development of semiconductor technology and the increasingly stringent requirements of electronic products for power consumption, major chip manufacturers generally adopt...
zhscumt DSP and ARM Processors
I need help. The same program is downloaded to two STM8 three-in-one boards. The results are different.
Can anyone explain to me why the same program and cosmic are downloaded to two STM8 three-in-one boards of the same series, but the results are so different?I use STM8s207sb. When I used the 12864 dri...
jxpxlee stm32/stm8
The timing problem encountered during vga transmission is urgently needed to be solved
This is my code: module VGA(clk,rst_n,vgar,vgab,vgag,vga_vs,vga_hs); input clk,rst_n; //50Mhz output [3:0] vgar; output [3:0] vgag; output [3:0] vgab; output vga_vs; output vga_hs; reg [10:0]ths; //ro...
若华 FPGA/CPLD
I can't deny that the things I changed are all very different. If you don't believe me, look.
[font=微软雅黑][size=5]I cannot deny that the things I changed are all very different. If you don’t believe me, take a look. [/size][/font]{:1_137:}...
cardin6 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2135  1105  881  187  2048  43  23  18  4  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号