EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AI-1C12521E156.250000T

Description
LVPECL Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AI-1C12521E156.250000T Overview

LVPECL Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN

SIT3521AI-1C12521E156.250000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145365621
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.75
Other featuresENABLE/DISABLE FUNCTION
maximum descent time0.29 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.29 ns
Maximum slew rate89 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
STEVAL-IDB007V1 ADC Test 1
[i=s] This post was last edited by gs001588 on 2018-1-26 03:10 [/i] [align=center][font=宋体][size=3]STEVAL-IDB007V1 ADC Test 1 [/size][/font][/align] [align=left][font=宋体][size=3] This evaluation and c...
gs001588 ST - Low Power RF
How to prevent decryption when writing programs?
Some people boast that even if the software they wrote is decrypted by others, the pass rate of burning with the decrypted code is only 80% (and this pass rate can be determined when writing the progr...
discussant MCU
ARM7(44b0) development board schematic and PCB diagram
ARM7 (44b0) development board schematics and PCB diagrams are very good information!...
wso75839840 ARM Technology
Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes NO.5
[i=s]This post was last edited by dontium on 2015-1-23 11:11[/i] [align=left][font=宋体][size=4] Chapter 5 introduces the introduction to noise measurement and introduces three instruments for measuring...
dai277530706 Analogue and Mixed Signal
A notation for RTL view?
This is a problem I encountered when observing the RTL view when doing an experiment on digital tubes. I don't know what the red symbols in the picture mean? Please explain it to me....
swfc_qinmm FPGA/CPLD
Urgent help! Can anyone familiar with vxworks/tornado development help me?
I chose the vxworks course, but I was busy with other things for the whole semester. I have a few days left to hand in my homework. I am in a hurry. I sincerely need help from experts. Price is negoti...
xbj0627 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2246  295  2662  2252  648  46  6  54  14  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号