EEWORLDEEWORLDEEWORLD

Part Number

Search

10118615-210024CLF

Description
Board Connector
CategoryThe connector    The connector   
File Size264KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

10118615-210024CLF Overview

Board Connector

10118615-210024CLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1973234961
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL9.1
Other featuresPOLARIZED
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (15)
Contact completed and terminatedGOLD (15) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (15)
Contact point genderMALE
Contact materialCOPPER ALLOY
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts10
PDS: Rev :E
STATUS:Released
Printed: Jul 22, 2014
In the process, is the assignment between signals "value transfer" or "address transfer"?
Solution: Signal assignment in process is to assign value to signal, not to assign signal to signal.In other words, it is "value transfer". I guess the hardware is implemented using triggers....
eeleader FPGA/CPLD
Altera soc emmc driver problem
Now I have a Micron eMMC, which is directly connected to the SD card pin. Originally, SD is 4-bit data, and eMMC is 8-bit data. In the FPGA project, the HSP interface is modified, and the SDIO is 8-bi...
tc317891209 FPGA/CPLD
Let me share with you the books and materials related to CAN bus that I usually collect
In order to improve everyone's download speed, I directly give the network disk download address of each document CAN-bus development and application http://115.com/file/e6phqlkr Fieldbus CAN principl...
jiaxinhui2011 ARM Technology
Ask about VHDL code
I encountered a strange thing today. I wrote it like this in VHDL. There was no error, but the circuit did not work. outport <= inport; outport and inport are the pins of the FPGA. What is the reason?...
kata FPGA/CPLD
Bit and bit manipulation instructions (1)
[size=2]Bits and bit manipulation instructions[/size] [size=2][/size] [font=宋体][size=2]Through the examples of the running lights above, we have become accustomed to "bits". One bit is the on and off ...
yuandayuan6999 MCU
Matrix Programming
Is there any friend who can help me write a program to solve nonlinear equations in C language?...
jojolucy PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1880  1017  2424  1359  1093  38  21  49  28  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号