5-104655-9 datasheet, PDF - EEWORLD Datasheet

5-104655-9: Description80 50/50 HDR DRST SFMNT TIN; CategoryThe connector The connector; File Size231KB，1 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com; Environmental Compliance

Download Datasheet Parametric View All

5-104655-9 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5-104655-9	-	-	View	Buy Now

80 50/50 HDR DRST SFMNT TIN

Parameter Name	Attribute value
Brand Name	AMP
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	TE Connectivity
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	23 weeks
Is Samacsys	N
Other features	AMPMODU, SHROUDED
Board mount options	SPLIT BOARD LOCK
body width	0.225 inch
subject depth	0.226 inch
body length	2.122 inch
Body/casing type	PLUG
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
contact mode	RECTANGULAR
Contact resistance	12 mΩ
Contact style	RND PIN-SKT
DIN compliance	NO
Dielectric withstand voltage	300VAC V
Durability	200 Cycles
Filter function	NO
IEC compliance	NO
maximum insertion force	1.7792 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	LIQUID CRYSTAL POLYMER (LCP)
MIL compliance	NO
Plug contact pitch	0.05 inch
Match contact row spacing	0.05 inch
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	4.6228 mm
Plating thickness	30u inch
polarization key	POLARIZED HOUSING
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	1.27 mm
Termination type	SOLDER
Total number of contacts	80
UL Flammability Code	94V-0
Evacuation force-minimum value	.278 N
Base Number Matches	1

Cainiao Consulting cpld: I saw that some pins of the FPGA's jtag interface need to be connected to pull-up resistors. Do the CPLD's jtag interface also need to be connected to pull-up resistors? I use EPM570......; zxdongyuan FPGA/CPLD

LPC-link2 external expansion board--PCB show: The PCB is smaller than expected. The plan was to place the interfaces on both sides. In the actual layout, it was found that the interfaces do not take up much space and can be placed on the right si...; le062 NXP MCU

[AN-777 Application Note] Dual-Channel AD9884A Design Guidelines for UXGA Solutions: Introduction: With the AD9884A, pixel clock rates in excess of 140 MHz can be achieved using a dual-chip "ping-pong" configuration....; EEWORLD社区 ADI Reference Circuit

2008 American International Small Appliances and Home Products Show: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] [b][font=宋体][size=10.5pt]Time[/size][/font][/b][font=宋体][size=10.5pt]: May 6-8, 2008[/size][/font] [b][font=宋体][size=10.5pt]Loca...; zhaogang Mobile and portable

SHT1X temperature and humidity (high precision) monitoring based on STM32: [size=4]There are many STM32 SHT1X temperature and humidity monitoring programs on the Internet, most of which have problems and many people are asking for advice. Now I will share my successful test ...; annysky2012 stm32/stm8

Is there any good way to draw a fan shape under EVC?: Just as the title!...; annoynoise Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components