EEWORLDEEWORLDEEWORLD

Part Number

Search

FTS-107-01-L-D

Description
conn header 14pos dual .05" T/H
CategoryThe connector    The connector   
File Size300KB,4 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

FTS-107-01-L-D Online Shopping

Suppliers Part Number Price MOQ In stock  
FTS-107-01-L-D - - View Buy Now

FTS-107-01-L-D Overview

conn header 14pos dual .05" T/H

FTS-107-01-L-D Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
package instructionROHS COMPLIANT
Reach Compliance Codecompli
Factory Lead Time8 weeks
Samacsys DescriptiCONN HEADER, 1.27MM, VERTICAL THT, 14WAY
Other featuresLOW PROFILE
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrie
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch1.27 mm
Termination typeSOLDER
Total number of contacts14
REVISION CB
DO NOT
SCALE FROM
THIS PRINT
FTS-1XX-XX-XX-XX-XX
No OF POSITIONS
-02 THRU -50 (UNSHROUDED)
-06 THRU -46 (SHROUDED)
LEAD STYLE
SEE TABLE 1
PLATING SPECIFICATION
-L: 10µ" GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-F: 3µ" GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-S: 30µ" GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-H: 30µ" GOLD IN CONTACT AREA,
3µ" GOLD ON TAIL
-SM: 30µ" GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-LM: 10µ" GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-FM: 3µ" GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-G: 10µ" GOLD IN CONTACT AREA,
3µ" GOLD ON TAIL
2 MAX SWAY
(EITHER DIRECTION)
.050±.004 1.27±0.10
OPTIONS
-P: PICK AND PLACE PAD (USE PPP-25)
(AVAILABLE ON POSITIONS 04 THRU 50)
(SEE FIG 5, SHT 2 & FIG 7, SHT 3)
(USE PPP-25-NT FOR TAPE & REEL)
-TR: TAPE & REEL PACKAGING (SEE FIG 10, SHT 4)
(SEE NOTE 14 & 16)
(ONLY AVAILABLE WITH -DV OPTION)
-S: END SHROUDS (SEE FIG 3, SHT 2 & FIG 6 SHT 3)
(LEAD STYLE -02 & -03 ONLY)
(05 POS MINIMUM, 46 POS MAXIMUM)
(NOT AVAILABLE WITH -A OPTION; ORDER -SA FOR
ALIGNMENT PIN WITH SHROUD)
(SEE NOTES 6 & 7)
-SA: END SHROUDS W/ ALIGNMENT PINS
(SEE FIG 4, SHT 2 & FIG 8, SHT 3)
(LEAD STYLE -02 & -03 ONLY)
(05 POS MINIMUM, 46 POS MAXIMUM)
(SEE NOTES 6 & 7)
-A: MOLDED ALIGMENT PIN (USE FTS-XX-DV-XX)
(ONLY AVAILABLE IN -DV OPTION, 5 POS MINIMUM)
(SEE FIG 9, SHT 3)
(NOT AVAILABLE WITH -S OPTION; ORDER -SA FOR
ALIGNMENT PIN AND SHROUD)
TAIL OPTION
-D: DOUBLE ROW THROUGH HOLE
-DV: DOUBLE ROW VERTICAL SURFACE MOUNT
(No OF POS x .0500[1.27]) ±.010[0.25]
.050 1.27 REF
02
.135 3.43
REF
50
C
L
01
49
FTS-XX-DV-XX
(No OF POS x .0500[1.270])
- .0500[1.270]
.016 0.41 SQ
REF (TYP)
2 MAX SWAY
(EITHER DIRECTION)
"A"
(SEE NOTE 15)
.090±.010 2.29±0.25
(SEE NOTE 3)
.070 1.78 REF
(CONTACT AREA)
(SEE NOTE 5)
NOTES:
1.
C
REPRESENTS A CRITICAL DIMENSION.
2. PARTS MAY BE CUT TO POSITION.
3. SHEAR TAILS TO DIMENSION SHOWN.
4. MEASURED AT BEND RADIUS, NOT AT END OF PIN.
5. GOLD PLATING TO BE ON POST, TIN PLATING TO BE ON TAIL.
6. 4 POSITIONS PER ROW WILL BE COVERED BY SHROUDS.
(2 POSITIONS PER ROW ON EACH END).
7. 4 POSITIONS MUST BE ADDED TO PART CALLOUT TO ALLOW
FOR SHROUDS, EXAMPLE FTS-125-02-L-D-SA REQUIRES A
29 POSITION BODY.
8. NOTE DELETED.
9. MINIMUM PUSHOUT FORCE: .5 LB (8 OZ)
10. MAXIMUM CUT FLASH: .015[0.38]
11. PPP-25-NT MUST BE USED FOR ALL TAPE AND REEL PACKAGING.
12. FILL BODY SO THAT THE LEAD IN OF THE CORE IS ON THE TAILS SIDE.
13. MAXIMUM BURR ALLOWANCE: .003[0.08]
14. POSITIONS -05 THRU -50 TO BE TUBED. POSITIONS -02 THRU -04 ON
TAIL OPTION -D TO BE LAYER PACKAGED. POSITIONS -02 THRU -04
ON TAIL OPTION -DV TO BE TAPE AND REELED.
15. MAX HEIGHT VARIATION BETWEEN ROWS: .005[0.13].
16. FOR QUANTITIES LESS THAN 125 PIECES, NO REEL WILL BE SUPPLIED.
T-1SXX-XX-X
(SEE TABLE 1)
2 MAX SWAY
(EITHER DIRECTION)
(No OF POS x .0500[1.270]) - .0500[1.270]
.034 0.86
REF
(SEE NOTE 13)
FTS-1XX-01-XX-D SHOWN
FIG 1
02
50
C
L
01
49
MAY SUBSTITUTE ASP-61746-05-X
FOR RETENTION PURPOSES FOR -DV STYLE ONLY
.050±.006 1.27±0.15
90°±3°
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
DECIMALS
"B"
.050
+.005
1.27
+0.13
- .000
0.00
(SEE NOTE 4)
.004[0.10
.230±.010 5.84±0.25
(SEE NOTE 3)
SEE NOTE 12
PROPRIETARY NOTE
THIS DOCUMENT CONTAINS INFORMATION
CONFIDENTIAL AND PROPRIETARY TO
SAMTEC, INC. AND SHALL NOT BE REPRODUCED
OR TRANSFERRED TO OTHER DOCUMENTS OR
DISCLOSED TO OTHERS OR USED FOR ANY
PURPOSE OTHER THAN THAT WHICH IT WAS
OBTAINED WITHOUT THE EXPRESSED WRITTEN
CONSENT OF SAMTEC, INC.
"B"
FIG 2
.XX: .01 [.3]
2
.XXX: .005 [.13]
.XXXX: .0020 [.051]
ANGLES
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail info@SAMTEC.com
code 55322
DESCRIPTION:
DWG. NO.
MATERIAL:
DO NOT SCALE DRAWING
SHEET SCALE: 4:1
INSULATOR: LCP, UL 94 V0, COLOR: BLACK
TERMINAL: PHOS BRONZE
.050 X .050 C.L. LOW PROFILE
TERMINAL STRIP ASSEMBLY
FTS-1XX-03-XX-DV SHOWN
(DIFFERENT AS SHOWN, OTHERWISE SAME AS FIG 1)
SEE NOTE 13
F:\DWG\MISC\MKTG\FTS-1XX-XX-XX-XX-XX-MKT.SLDDRW
SECTION "B"-"B"
FTS-1XX-XX-XX-XX-XX
SHEET
1
OF
4
BY:
BRATCHER 11/29/1993
Zhou Ligong's FIFO Chinese Application Notes
[color=#333333][font=Helvetica, Tahoma, Arial, sans-serif][size=4]Introduces how to use the three FIFOs of ProASIC3/E, including internal structure, timing waveform and simple examples[/size][/font][/...
maylove FPGA/CPLD
What is the lifespan of a camera?
[b]:[/b]This depends on the circuit design of the camera itself. For example, some cameras based on COMS generally have a shorter lifespan than cameras based on CCD. Some COMS cameras even die after a...
intebank Industrial Control Electronics
After the serial port screen is connected to the 51 microcontroller, how to program it?
After setting up buttons, strings, and bitmaps on the EzUI serial port screen, how can I program in the 51 microcontroller so that the microcontroller controls other circuits?...
少华467 51mcu
[AD21] How to solve the error Board Clearance Constraint
As the title shows, as shown in the figure below: When the PCB is checking the rules, it prompts Board Clearance Constraint (Gap=0mil) (All) Please explain why. It should be that the distance of coppe...
我本将心向明月 PCB Design
Analysis of Linux poll mechanism
[align=left][font=宋体][size=9pt]Source: [url=http://www.100ask.net/showtopic-2399.aspx]http://www.100ask.net/showtopic-2399.aspx[/url] Wei Dongshan[/size][/font][size=9pt][font=Times New Roman] 2009.12...
john_wang Linux and Android
Please advise on the line matching circuit of RS485 bus
Please help me. I designed a RS485 bus communication line, which connects 25 devices in total. The driver chip uses RS485 (some use RS483). There is a lot of interference when the bus transmits data. ...
chenzep Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 590  608  230  2317  1470  12  13  5  47  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号