EEWORLDEEWORLDEEWORLD

Part Number

Search

D24H000-20303ETT-G

Description
Parallel - 3Rd Overtone Quartz Crystal, 24MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, HC-49/S, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size360KB,3 Pages
ManufacturerDB Lectro Inc
Environmental Compliance  
Download Datasheet Parametric View All

D24H000-20303ETT-G Overview

Parallel - 3Rd Overtone Quartz Crystal, 24MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, HC-49/S, 2 PIN

D24H000-20303ETT-G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1364660615
package instructionROHS COMPLIANT, RESISTANCE WELDED, HC-49/S, 2 PIN
Reach Compliance Codeunknown
Other featuresAT CUT; TAPE AND REEL
Ageing3 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level100 µW
frequency stability0.003%
frequency tolerance30 ppm
load capacitance20 pF
Manufacturer's serial numberH
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency24 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.05XB4.7XH3.5 (mm)/L0.435XB0.185XH0.138 (inch)
Series resistance100 Ω
surface mountNO
QUARTZ CRYSTAL
Holder Code H, RESISTANCE WELDED HC-49/S EXRA LOW PROFILE PACKAGE
FEATURE
Standard height 3.5mm, the part is compact at about
one-fourth of the HC-49/U package
A resistance weld completely sealed type
Good stability and high reliability
Copes with high density mounting and is the optimum
for mass production
Lead Free & RoHS Compliant
ELECTRICAL SPECIFICATIONS
Nominal frequency
Oscillation mode
Operating temperature range
Storage temperature range
Frequency tolerance
Freq. Temp characteristics
Load capacitance
Equivalent series resistance
Parallel capacitance(Co)
Drive level
Insulation resistance
3.000MHz to 100MHz
See below table
-20℃--+70℃ (Typical), -10℃ ~ +60℃,
-40℃ ~ +85℃, or specify
-40℃--+85℃
±30PPM
at 25±2℃ (Typical), or specify
±50PPM
-20℃--+70℃ (Typical), or specify
Series, 16pF, 20pF, 30pF, or specify
See below table
7PF Max
100 µW
More than 500MΩ AT DC100V
EQUIVALENT SERIES RESISTANCE(ESR) AND OSCILLATION MODE
Frequency Range
3.000MHz~5.999MHz
6.000MHz~7.999MHz
8.000MHz~15.999M
Hz
16.000MHz~30.000M
Hz
E.S.R
(
Ω)
150Max
60Max
50Max
Mode
Fundamental/AT
Fundamental/AT
Fundamental/AT
Frequency Range
24.000MHz~40.320MHz
24.000MHz~29.999MHz
30.000MHz~49.999MHz
E.S.R
(
Ω)
30Max
100Ma
x
80Max
Mode
Fundamental/
AT
Third
Overtone /AT
Third
Overtone /AT
Third
Overtone /AT
30Max
Fundamental/AT
50.000MHz~100.000MHz
60Max
Mechanical characteristics
Resistance to shock:
Resistance to vibration:
±3PPM
Max
±3Ω
Max, Naturally drop it 3
times on a hard wood plate from 100cm height
±3PPM
Max
±3Ω
Max
DB Lectro Inc. 3755 Place Java, Suite 140, Brossard, Québec, J4Y 0E4, Canada - T: 1-450-444-1424 / F: 1-450-444-4714 / www.dblectro.com
I found that there are professionals who reply to posts in the forum?
You can pay attention to each section, some very old posts have been pushed up, but when I looked carefully, it turned out to be the same person! ~It seems that everyone should "learn" from this class...
wanghongyang Talking
Voice chip
[i=s]This post was last edited by paulhyde on 2014-9-15 09:28[/i] Design of intelligent recording and playback system based on ISD4000 series chip ([url=http://www.nkcpu.cn]www.nkcpu.cn[/url]...
fhyfm Electronics Design Contest
Want to learn MSP430 low-level driver development by yourself
I have been engaged in pure hardware development for more than a year since graduation. I am familiar with various test equipment, but I know nothing about software. I am self-studying the development...
卧龙生 Microcontroller MCU
(FPGA~2014-07-03) Do you understand the difference between blocking assignment “=” and non-blocking assignment “<=”?
[font=Tahoma][size=5]When I first learned Verilog HDL, I was confused by the "=" and "<=". Then I looked up Baidu and found a good article. I am not confused anymore. As follows, those who are still c...
天明 FPGA/CPLD
Is it better for children to go to university or learn professional skills in the future?
Everyone has thought about their children's future: is it better to go to university or learn technology? I have always preferred learning technology. It doesn't mean that going to university is usele...
哆啦A梦 Talking
Ming Deyang’s latest sharing---There is a new way to use FPGA state machine, four-stage state machine!
[i=s]This post was last edited by njiggih on 2017-2-14 16:12[/i] [align=center][font=黑体][size=26.0pt]Four-stage state machine[/size][/font][/align] [align=left]In FPGA, I believe that those who have e...
njiggih FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 195  769  571  909  1364  4  16  12  19  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号