D3A5000-20301AFC-G datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> D3A5000-20301AFC-G

D3A5000-20301AFC-G: DescriptionParallel - Fundamental Quartz Crystal, 3.5MHz Nom, HC-49/U, 2 PIN; CategoryPassive components Crystal/resonator; File Size698KB，3 Pages; ManufacturerDB Lectro Inc; Environmental Compliance

Download Datasheet Parametric View All

D3A5000-20301AFC-G Overview

Parallel - Fundamental Quartz Crystal, 3.5MHz Nom, HC-49/U, 2 PIN

D3A5000-20301AFC-G Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1390506401
package instruction	HC-49/U, 2 PIN
Reach Compliance Code	unknown
Other features	AT-CUT; TR
Ageing	3 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.001%
frequency tolerance	30 ppm
load capacitance	20 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	3.5 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
physical size	L11.05XB4.65XH13.46 (mm)/L0.435XB0.183XH0.53 (inch)
Series resistance	90 Ω
surface mount	NO

Preview

Download Datasheet

View All

QUARTZ CRYSTAL

Holder Code A, RESISTANCE WELDED HC-49/U PACKAGE

FEATURE



Height 13.46mm



A resistance weld completely sealed type



The tight frequency stability



Copes with high density mounting and is the optimum for

mass production



Lead Free & RoHS Compliant

ELECTRICAL SPECIFICATIONS

Nominal frequency:

Oscillation mode:

Operating temperature range

Storage temperature range

Frequency tolerance:

Frequency stability

Load capacitance:

Equivalent series resistance

Parallel capacitance(Co):

Drive level

Insulation resistance:

1.8432MHz to 150.000MHz

See below table

-20℃--+70℃ (Typical), -10℃ ~ +60℃,

-40℃ ~ +85℃, or specify

-40℃--+85℃

±30PPM

at 25±2℃ (Typical), or specify

±50PPM

over -20~70℃ (Typical), or specify

16pF, 18pF, 20pF, 30pF, series, or specify

See below table

7PF Max

100 µW Typical

More than 500MΩ AT DC100V

EQUIVALENT SERIES RESISTANCE(ESR) AND OSCILLATION MODE

Frequency Range

1.843MHz~1.999MHz

2.000MHz~2.399MHz

2.400MHz~2.999MHz

3.000MHz~3.199MHz

3.200MHz~3.499M

3.500MHz~3.899MHz

3.900MHz~4.099MHz

4.100MHz~5.999MHz

E.S.R

(

Ω)

350Max

300Max

200Max

150Max

100Max

90Max

70Max

60Max

Mode

Fundamental/AT

Frequency Range

6.000MHz~6.999MHz

7.000MHz~9.999MHz

10.000MHz~12.999MHz

13.000MHz~30.000MHz

24.000MHz~29.999MHz

30.000MHz~65.000MHz

60.000MHz~99.999MHz

100.000MHz~150.000MH

E.S.R

(

Ω)

50Max

30Max

20Max

50Max

40Max

90Max

60Max

Mode

Fundamental/

Third

Overtone

Third

Overtone

Third

Overtone

Fundamental/

DB Lectro Inc. 3755 Place Java, Suite 140, Brossard, Québec, J4Y 0E4, Canada - T: 1-450-444-1424 / F: 1-450-444-4714 / www.dblectro.com

Recommended Resources

Wiring method for changing three-phase motor to single-phase operation_1

Simulating natural wind circuit (2)

Car battery charger circuit diagram

Infrared remote control detection circuit

Sine wave oscillator circuit

Three-phase motor transistor time relay automatic time-limited commutation circuit

Has anyone used AVR to write a driver for 18B20?: Good morning everyone, has anyone used AVR microcontrollers to write 18B20 drivers?...; 发仔 Microchip MCU

What should I do if quratus optimizes the program?: [align=left]I wrote a digital clock, and I wonder why there are only 6 units. This is too few. Is it optimized? Is there any way to solve it? [/font][/align] [align=left][/align]...; haozix521 FPGA/CPLD

Why can't k9k8gu08a jump to main: Looking at everyone's posts, I tried to modify the program. But, why can't I enter main? I used led_test to test and it has executed to that line. Here is the relevant code. Please give me some advice...; hjyhjony Embedded System

Has anyone worked on CAN's IP core? Can the resources on the Internet be used?: Is there any expert who has worked on CAN IP core? Can the resources downloaded from the Internet be used? It looks relatively complete, such as a package on the Programmer Union Network. . . Has anyo...; open82977352 FPGA/CPLD

How does a dialog read data from a view as its initial value?: [code]CSetDlg::CSetDlg(CWnd* pParent /*=NULL*/) : CDialog(CSetDlg::IDD, pParent) { //{{AFX_DATA_INIT(CSetDlg) m_bchannel1 =TRUE;//Initialization//}}AFX_DATA_INIT } void CSetDlg::DoDataExchange(CDataEx...; ggggihss Embedded System

Regarding the parallel port, how can I add features to PB so that CE can be controlled by CreateFile like the LPT1 in XP?: As the title says! Thank you!...; lnsbb2008 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components