EH3720ETTS-133.333M datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> EH3720ETTS-133.333M

EH3720ETTS-133.333M: DescriptionCMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD); CategoryPassive components oscillator; File Size105KB，2 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com; Environmental Compliance

Download Datasheet Parametric View All

EH3720ETTS-133.333M Overview

CMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD)

EH3720ETTS-133.333M Parametric

Parameter Name	Attribute value
Brand Name	Ecliptek
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1254539087
Parts packaging code	SMD 3.2mm x 5.0mm
Contacts	4
Manufacturer packaging code	SMD 3.2mm x 5.0mm
Reach Compliance Code	compliant
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; BULK
maximum descent time	2 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	EH37
Installation features	SURFACE MOUNT
Nominal operating frequency	133.333 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	5.0mm x 3.2mm x 1.3mm
longest rise time	2 ns
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	60/40 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

EH37

Series

• Crystal Clock Oscillators

• LVCMOS Output

• +2.5V Supply Voltage

• Tri-State Output Function

• 4 Pad Ceramic SMD Package

• Low Stand-by Current

• RoHS Compliant (Pb-Free)

EH37

H 1.3

L 5.0

W 3.2

OSCILLATOR

ELECTRICAL SPECIFICATIONS

Frequency Range

2.600MHz to 166.000MHz

Some frequencies within this

range may not be available

Operating Temperature Range

Storage Temperature Range

Supply Voltage (V

)

Input Current (No Load)

2.600MHz to 25.000MHz

25.001MHz to 75.000MHz

75.001MHz to 100.000MHz

100.001MHz to 166.000MHz

Frequency Tolerance / Stability

Inclusive of all conditions: Calibration Tolerance at 25°C,

Frequency Stability over the Operating Temperature Range,

Supply Voltage Change, Output Load Change, First Year Aging

at 25°C, 260°C Reflow, Shock, and Vibration

Output Voltage Logic High (V

)

Output Voltage Logic Low (V

)

Rise Time / Fall Time

2.600MHz to 50.000MHz 20% to 80% of Waveform

50.001MHz to 75.000MHz 20% to 80% of Waveform

75.001MHz to 166.000MHz 20% to 80% of Waveform

Load Drive Capability

Output Logic Type

Duty Cycle

Tri-State Input Voltage

Standby Current

Aging (at 25°C)

Start Up Time

RMS Phase Jitter

Period Jitter (RMS)

Period Jitter (pk-pk)

MANUFACTURER

Recommended Resources

Digital RGB signal processing circuit using MB40978 chip

Shuangyan brand BC-137A, BY-140A refrigerator circuit

Principle circuit diagram of solid state relay as AC voltage regulator

Voice activated recording device

Household electronic disinfection cabinet circuit

TMP47C433AN (television) microprocessor

I would like to ask a question about circuit design.: [i=s]This post was last edited by hau30729 on 2019-6-26 10:21[/i]I want to read an I/O signal from the outside. The signal can be High or Low. I originally wanted to use PC817 for isolation. The probl...; hau30729 Power technology

Standardization issues in the development of embedded systems or single-chip microcomputers: [b]Standardization of development of single-chip microcomputer or embedded system (Author: ajie) [/b]Standardization of system development With the acceleration of talent flow and the shortening of R&...; hanker510 Embedded System

Thoughts after completing another FPGA project: I have been working on FPGA for 5 years. I have experienced quite a few projects. At this moment, another FPGA project has been declared completed. I have a lot of feelings and I would like to share t...; bwandmff FPGA/CPLD

I just came into contact with uclinux, about programming with libpcap: When compiling uclinux, I have already chosen libpcap and compiled it in. There is /temp/uClinux-dist/lib/libpcap/libpcap.a makefile: (the simplest one) EXEC = pcap OBJS = pcap.o SRC = pcap.c CC = arm...; allkity Linux and Android

Ask about the Linux driver development process: Have you ever written a Linux driver? Can you tell us about the process? [[i] This post was last edited by daicheng on 2009-6-16 14:17 [/i]]...; daicheng Linux and Android

The process of WEBENCH design + 4V power supply module of sim900aA mobile phone GSM module: [color=#000]SIM900A mobile phone GSM module 4V power supply easy power module, SIM900A module adopts single power supply, VBAT power supply range is between 3.2 ~ 4.8V, recommended voltage is 4.0V, mo...; nwx8899 Analogue and Mixed Signal

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components