EEWORLDEEWORLDEEWORLD

Part Number

Search

C0603C919D2GAL7040

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 5.4945% +Tol, 5.4945% -Tol, C0G, -/+30ppm/Cel TC, 0.0000091uF, 0603,
CategoryPassive components    capacitor   
File Size1MB,7 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

C0603C919D2GAL7040 Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 5.4945% +Tol, 5.4945% -Tol, C0G, -/+30ppm/Cel TC, 0.0000091uF, 0603,

C0603C919D2GAL7040 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid968045691
package instruction, 0603
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL6.13
capacitance0.0000091 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.8 mm
JESD-609 codee0
length1.6 mm
multi-layerYes
negative tolerance5.4945%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Paper, 13 Inch
positive tolerance5.4945%
Rated (DC) voltage (URdc)200 V
seriesC(SIZE)C(C0G)-L TERM
size code0603
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn90Pb10) - with Nickel (Ni) barrier
width0.8 mm
CERAMIC CHIP/CAPACITORS
Tin Lead L Termination
FEATURES
KEMET’s line of Tin/Lead termination commercial MLCC surface mount capacitors are designed to meet the needs of the
commercial, high reliability, and military customer applications where Tin/Lead plating is required. KEMET’s Tin/Lead elec-
troplating process is designed to meet a 5% minimum lead content in the termination of the component. As the bulk of the
electronics industry marches to RoHS compliance it is important that KEMET provide the Tin/Lead terminated products for
our valued high reliability and military customers.
KEMET Tin/Lead MLCC surface mount capacitors are available in standard EIA case sizes from 0402 to 2225 and standard
KEMET Tiin/Lead MLCC surface mount capacitors are available
range from 6.3V to 200V. To order the Tin/Lead
and standard
capacitance values in X7R and C0G dielectrics. Voltage ratings
in standard EIA case sizes from 0402 to 2225
terminations
capacitance values in X7R, X5R,
the part number.
Voltage ratings
L Series termination
200V. To order the Tin/Lead termina-
(Open
indicate an “L” in the 14
th
digit
th
of
C0G dielectrics.
To request the
range from 6.3V to
for other surface mount product lines
tions indicate an “L” in the 14 digit of the part number. For additional dielectrics and voltage ratings please contact
local Sales
Mode, High Voltage, Arrays, etc.) or for additional dielectrics and higher voltage ratings, please contact the factory or
the fac-
tory or local Sales personnel.
representative.
CAPACITOR OUTLINE DRAWINGS
W
T
S
ELECTRODES
L
B
NICKEL PLATE
CONDUCTIVE METALLIZATION
Sn/Pb
PLATE
DIMENSIONS—MILLIMETERS AND (INCHES)
EIA SIZE
CODE
0201*
0402*
0603
0805*
1206*
1210*
1808
1812
1825*
2220
2225
METRIC
SIZE CODE
0603
1005
1608
2012
3216
3225
4520
4532
4564
5650
5664
L - LENGTH
0.6 (.024) ± .03 (.001)
1.0 (.04) ± .05 (.002)
1.6 (.063) ± .15 (.006)
2.0 (.079) ± .20 (.008)
3.2 (.126) ± .20 (.008)
3.2 (.126) ± .20 (.008)
4.5 (.177) ± .30 (.012)
4.5 (.177) ± .30 (.012)
4.5 (.177) ± .30 (.012)
5.6 (.220) ± .40 (.016)
5.6 (.220) ± .40 (.016)
W - WIDTH
0.3 ± (.012) ± .03 (.001)
0.5 (.02) ± .05 (.002)
0.8 (.032) ± .15 (.006)
1.25 (.049) ± .20 (.008)
1.6 (.063) ± .20 (.008)
2.5 (.098) ± .20 (.008)
2.0 (.079) ± .20 (.008)
3.2 (.126) ± .30 (.012)
6.4 (.252) ± .40 (.016)
5.0 (.197) ± .40 (.016)
6.3 (.248) ± .40 (.016)
See page 78
for thickness
dimensions.
T
THICKNESS
B - BANDWIDTH
0.15 (.006) ± .05 (.002)
0.20 (.008) -.40 (.016)
0.35 (.014) ± .15 (.006)
0.50 (.02) ± .25 (.010)
0.50 (.02) ± .25 (.010)
0.50 (.02) ± .25 (.010)
0.60 (.024) ± .35 (.014)
0.60 (.024) ± .35 (.014)
0.60 (.024) ± .35 (.014)
0.60 (.024) ± .35 (.014)
0.60 (.024) ± .35 (.014)
S
SEPARATION
minimum
N/A
0.3 (.012)
0.7 (.028)
0.75 (.030)
N/A
N/A
N/A
N/A
N/A
N/A
Solder Reflow
N/A
Solder Wave +
or
Solder Reflow
MOUNTING
TECHNIQUE
Solder Reflow
* Note: Indicates EIA Preferred Case Sizes (Tightened tolerances apply for 0402, 0603, and 0805 packaged in bulk cassette, see page 96.)
† For extended value 1210 case size – solder reflow only.
CAPACITOR ORDERING INFORMATION
(Standard Chips - For
C 0805 C 103 K 5 R A L*
CERAMIC
SIZE CODE
SPECIFICATION
C - Standard
CAPACITANCE CODE
Expressed in Picofarads (pF)
First two digits represent significant figures.
Third digit specifies number of zeros. (Use 9
for 1.0 through 9.9pF. Use 8 for 0.5 through 0.99pF)
(Example: 2.2pF = 229 or 0.50 pF = 508)
CAPACITANCE TOLERANCE
B – ±0.10pF J – ±5%
C – ±0.25pF K – ±10%
D – ±0.5pF
M – ±20%
F – ±1%
G – ±2%
* Part Number Example: C0805C103K5RAL
Military see page 87)
END METALLIZATION
L - SnPb plated nickel barrier
(SnPb 5% minimum)
FAILURE RATE LEVEL
A- Not Applicable
TEMPERATURE CHARACTERISTIC
Designated by Capacitance
Change Over Temperature Range
G – C0G (NP0) (±30 PPM/°C)
R – X7R (±15%) (-55°C + 125°C)
P – X5R (±15%) (-55°C + 85°C)
VOLTAGE
1 - 100V
3 - 25V
2 - 200V
4 - 16V
5 - 50V
8 - 10V
9 - 6.3V
6 - 35V
77
(14 digits - no spaces)
Refer to pages
73-76
for NP0/C0G, X7R and X5R dielectric capacitance ranges available.
©KEMET Electronics Corporation, P.O. Box 5928, Greenville, S.C. 29606, (864) 963-6300
Ceramic Surface Mount
Baidu Ads
Just wanted to browse the forum, Baidu searched for EE, and habitually clicked on the first link. I found that the layout was completely different. I thought it was a major revision, but when I looked...
Kkk- Talking
Digi XBee 3 supports MicroPython programming
Digi mentions "MicroPython edge computing capabilities" at Embedded World 2020The tiny Digi XBee 3 offers a modular approach to IoT connectivity, also supporting MicroPython programming and dual-mode ...
dcexpert MicroPython Open Source section
Temperature Analysis in Mixed-Signal Chip Design
This article describes a detailed 3D thermal analysis that is integrated directly into the chip design flow and how it helps chip designers and architects better understand the temperature gradients w...
fighting FPGA/CPLD
【DLP at CES 2014】
[i=s] This post was last edited by Sur on 2014-1-16 15:59 [/i] [align=left] Let's review the CES 2014 held in Las Vegas, USA a few days ago. Were you shocked by the latest automotive head-up display s...
Sur TI Technology Forum
Assembly Language Programming [Download]
Chapter 1 Basic Knowledge 1.1 Assembly Language and Its Characteristics 1.2 Data Representation 1.3 8086 CPU and Register Group 1.4 Formation of Memory Physical Address Chapter 2 Addressing Modes and ...
3456 MCU
Win 2000 cannot recognize our USB device
We are developing a USB device, and the hardware has been formed. However, the problem is: when the device is inserted into the XP system, two unknown USB devices will appear in the system's resource ...
dzt Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2455  1317  2194  819  2219  50  27  45  17  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号