C0603T620F2GCCTU datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> C0603T620F2GCCTU

C0603T620F2GCCTU: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000062uF, 0603,; CategoryPassive components capacitor; File Size698KB，20 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com; Environmental Compliance

Download Datasheet Parametric View All

C0603T620F2GCCTU Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000062uF, 0603,

C0603T620F2GCCTU Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7120421369
package instruction	, 0603
Reach Compliance Code	compliant
Country Of Origin	Mexico
ECCN code	EAR99
YTEOL	8.08
capacitance	0.000062 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.8 mm
JESD-609 code	e3
length	1.6 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, PUNCHED PAPER, 7 INCH
positive tolerance	1%
Rated (DC) voltage (URdc)	200 V
size code	0603
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	MATTE TIN OVER NICKEL
Terminal shape	WRAPAROUND
width	0.8 mm

Preview

Download Datasheet

View All

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Commercial Off-The-Shelf (COTS) for Higher Reliability

Applications, C0G Dielectric, 10 – 250 VDC

Overview

KEMET’s COTS program is an extension of KEMET knowledge of

high reliability test regimes and requirements. KEMET regularly

supplies “up-screened” products by working with customer

drawings and imposing specified design and test requirements.

The COTS program offers the same high quality and high

reliability components as up-screened products, but at a lower

cost to the customer. This is accomplished by eliminating the

need for customer-specific drawings to achieve the reliability

level required for customer applications. A series of tests and

inspections have been selected to provide the accelerated

conditioning and 100% screening necessary to eliminate infant

mortal failures from the population.

KEMET’s C0G dielectric features a 125°C maximum operating

temperature and is considered “stable.” The Electronics

Components, Assemblies & Materials Association (EIA)

characterizes C0G dielectric as a Class I material. Components

of this classification are temperature compensating and are

suited for resonant circuit applications or those where Q and

stability of capacitance characteristics are required. C0G exhibits

no change in capacitance with respect to time and voltage

and boasts a negligible change in capacitance with reference

to ambient temperature. Capacitance change is limited to ±30

ppm/ºC from −55°C to +125°C.

All COTS testing includes voltage conditioning and post-

electrical testing as per MIL–PRF–55681. For enhanced

reliability, KEMET also provides the following test level options

and conformance certifications:

Test Level A

Voltage Conditioning

DWV

IR@25°C

CAP

PDA 8%

C of C

Test Level B

Voltage Conditioning

DWV

IR@25°C

CAP

PDA 8%

DPA

C of C

Test Level C

Voltage Conditioning

DWV

IR@25°C

CAP

PDA 8%

DPA

85/85

C of C

Ordering Information

1206

104

Capacitance

Code (pF)

Two significant

digits and

number of zeros

Use 9 for

1.0 – 9.9 pF

Use 8 for

0.5 – .99 pF

e.g., 2.2 pF = 229

e.g., 0.5 pF = 508

Capacitance

Tolerance

B = ±0.10 pF

C = ±0.25 pF

D = ±0.5 pF

F = ± 1%

G = ±2%

J = ±5%

K = ±10%

M = ±20%

Case Size

Specification/

Ceramic

(L" x W")

Series

0402

0603

0805

1206

1210

1812

2220

T = COTS

Rated

Voltage Dielectric

Test Level

(VDC)

8 = 10

G = C0G A = Testing per MIL-

4 = 16

PRF-55681 PDA 8%

3 = 25

B = Testing per MIL-

6 = 35

PRF-55681 PDA 8%, DPA

5 = 50

per EIA-469

1 = 100

C = Testing per MIL-

2 = 200

PRF-55681 PDA 8%, DPA

A = 250

per EIA-469, Humidity per

MIL-STD-202, Method 103,

Condition A

Termination Packaging/

Finish

Grade (C-Spec)

C = 100%

Matte Sn

L = SnPb

(5% Pb

minimum)

G = Gold

(Au) 100

µin min.

See

"Packaging

C-Spec

Ordering

Options

Table"

Additional capacitance tolerance offerings may be available. Contact KEMET for details.

Additional termination finish options may be available. Contact KEMET for details.

Built Into Tomorrow

Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com

C1026_C0G_COTS_SMD • 3/30/2022

Recommended Resources

3000 meter wireless FM transmitter circuit diagram

Use the ratio setting box FR-FH to realize multiple motors running the circuit at different speeds

Parallel resonant tank circuit

Precision Audio Limiter

Thyristor circuit with sensitive trigger gate inductive load

Half-bridge switching regulated power supply circuit composed of CWl524

Student Electronic Design TI Cup Competition Questions Shaanxi Division Discussion Group Welcome to Join: Students, welcome here, let's discuss the competition issues, I hope it will help you in the competition. [align=center][color=#000000][font=Times New Roman] [b]2012[/b][/font][b]Year[/b][b][font=Time...; Widic Microcontroller MCU

I am transitioning from 51 to msp430. Please give me some advice or guidance.: I am transitioning from 51 to msp430. Please give me some advice or guidance:titter:. Please actively share your experience. Thank you:)...; iceiceice1 Microcontroller MCU

MIT experts explain the mathematical system: In fact, after learning each subject, you should have a system in your mind, such as the physics system, chemistry system, mathematics system, etc. The gain from studying a course is not how many poin...; 白丁 Talking

There is very little information about LPC1768. How about we study together?: Netizen E318AAA said that there is very little information about LPC1768:https://bbs.eeworld.com.cn/thread-162300-1-1.htmlHowever, this chip is still worth using. Friends who are currently using or ar...; soso NXP MCU

Design of Intelligent Full Digital Phase-Locked Loop: Abstract: The full digital phase-locked loop implemented in FPGA is very widely used. This paper improves the integrated digital phase-locked loop 74297, designs a phase-locked state detection circuit...; maker FPGA/CPLD

Where to sign in: Sorry, administrator, text messages cannot be sent. Smart posting to ask where you signed in....; ai3yu Suggestions & Announcements

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components