0805A2000620FCR datasheet, PDF

0805A2000620FCR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000062uF, 0805,; CategoryPassive components capacitor; File Size6MB，28 Pages; ManufacturerKnowles; Websitehttp://www.knowles.com

Download Datasheet Parametric View All

0805A2000620FCR Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000062uF, 0805,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	761508302
package instruction	, 0805
Reach Compliance Code	compliant
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	6.08
capacitance	0.000062 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.3 mm
JESD-609 code	e0
length	2 mm
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR
positive tolerance	1%
Rated (DC) voltage (URdc)	200 V
series	SIZE(STANDARD)
size code	0805
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn90Pb10) - with Nickel (Ni) barrier
width	1.25 mm

Standard range - 10Vdc to 6kVdc

X8R High Temperature capacitors

TCC/VCC capacitors

High Q capacitors

Copper Barrier capacitors

Open Mode and Tandem capacitors

IECQ-CECC range

AEC-Q200 range

S02A Space grade range

Safety Certified capacitors

250Vac Non Safety rated AC capacitors

115Vac 400Hz & DWV ranges

LCD Inverter chip range

E01 & E07 feedthrough chip capacitors

X2Y Integrated Passive Components

Radial Leaded capacitors

Hardware implementation of a clock and power management controller: Abstract: This paper describes the working principle of a chip clock and power management controller, divides the modules, implements the design using hardware description language, and uses Synopsys'...; liede FPGA/CPLD

fpga program problem: module test (a,clk); output a; input clk; reg a=1'b1; parameter i = 1; always@(clk,a) begin while(i<250) begin #10 a=~a; #30 a=~a; end i=i+1; end endmodule After compiling, there is such an error Erro...; 顽皮小孩儿 FPGA/CPLD

About LM3S3748 application in custom_usb_dev_hid device: Hello everyone! I use the demo board of ek-lm3s3748 and want to implement a custom USBHID device. I made some changes based on the demo board's examples usb_dev_keyboard and usb_dev_mouse as reference...; yaoyuan2121 Microcontroller MCU

How to get CPU serial number in evc: How does evc get the CPU serial number?...; yly1985 Embedded System

Computer Oscilloscope: LPC1766 and an AD converter make a USB transmission oscilloscope. Can LPC1766 and AD communicate in parallel? [[i] This post was last edited by zhangjun1960 on 2011-9-6 17:32 [/i]]...; zhangjun1960 NXP MCU

When will TI have an emulator that supports 64-bit systems?: I have installed Windows 7 64-bit operating system. There is no problem recognizing other ARM, MCU, FPGA simulators or programmers. Only TI's simulator driver cannot be recognized. As such a large mul...; vonleen TI Technology Forum

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components