EEWORLDEEWORLDEEWORLD

Part Number

Search

QFN68100FMAGHWS

Description
Fixed Resistor, Thin Film, 0.025W, 6810ohm, 100V, 1% +/-Tol, -250,250ppm/Cel, 0202,
CategoryPassive components    The resistor   
File Size73KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

QFN68100FMAGHWS Overview

Fixed Resistor, Thin Film, 0.025W, 6810ohm, 100V, 1% +/-Tol, -250,250ppm/Cel, 0202,

QFN68100FMAGHWS Parametric

Parameter NameAttribute value
Objectid992772433
Reach Compliance Codeunknown
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.55
structureChip
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length0.51 mm
Package formSMT
Package width0.51 mm
method of packingWaffle Pack
Rated power dissipation(P)0.025 W
resistance6810 Ω
Resistor typeFIXED RESISTOR
seriesQFN
size code0202
technologyTHIN FILM
Temperature Coefficient250 ppm/°C
Tolerance1%
Operating Voltage100 V
QFN
www.vishay.com
Vishay Electro-Films
NiCr Thin Film, Top-Contact Resistor
FEATURES
• Wire bondable
• Chip size: 0.020 inches square
• Case: 0202
• Resistance range: 1
to 510 k
• Resistor material: Nichrome
Product may not be to scale
• Quartz substrate: < 0.1 pF shunt capacitance
• Power: 25 mW
The QFN series nichrome on quartz resistor chips offer a
combination of nichrome stability, excellent frequency
response and small size.
The QFNs are manufactured using Vishay Electro-Films (EFI)
sophisticated thin film equipment and manufacturing
technology. The QFNs are 100 % electrically tested and
visually inspected to MIL-STD-883, method 2032 class H
or K.
APPLICATIONS
Vishay EFI QFN top-contact resistor chips are widely used
in hybrid packages where space is limited. Designed with
capacity to handle substantial power loads, they also have
the benefit of nichrome stability.
Recommended for hermetic environments where die is not
exposed to moisture.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES, AND TOLERANCES
PARAMETER
Total Resistance Range
Standard Tolerances
TCR
VALUE
1 to 510K
± 0.1, ± 0.5, ± 1
± 25, ± 50, ± 100, ± 250
UNIT
%
ppm/°C
Tightest Standard Tolerance Available
1%
0.5 %
0.1 %
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
± 250 ppm/°C
1
Ω
10
Ω
30
Ω
100
Ω
200 kΩ 360 kΩ 510 kΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
Noise, MIL-STD-202, Method 308
100
to 250 k
< 100
or > 251 k
Stability, 1000 h, + 125 °C, 50 mW
Operating Temperature Range
Thermal Shock, MIL-STD-202, Method 107, Test Condition F
High Temperature Exposure, + 150 °C, 100 h
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to zero at + 175 °C)
5 x Rated Power Short-Time Overload, + 25 °C, 5 s
VALUE
- 35 typ.
- 20 typ.
± 0.1 % max.
R/R
- 55 to + 125
± 0.25 max.
R/R
± 0.5 max.
R/R
200
10
12
min.
100 max.
0.025
± 0.25 max.
R/R
UNIT
dB
%
°C
%
%
V
V
W
%
Revision: 17-Aug-11
1
For technical questions, contact:
efi@vishay.com
Document Number: 61079
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Power Supply Design for High-Speed ADC
Many applications today require high-speed sampling analog-to-digital converters (ADCs) with 12 bits of resolution or more so that users can make more accurate system measurements. However, higher res...
jingzhi1221 ADI Reference Circuit
PCB design considerations
[color=rgb(0,0,0)][font=SimSun][size=11pt]1. Overlapping pads Overlapping pads (except surface mount pads), that is, overlapping holes, will cause broken drill bits and wire damage when drilling multi...
ohahaha PCB Design
I am a recent graduate, what projects should I bring to apply for the job?
I am a 2008 graduate from a key university. Since I didn't study hard in college, I only passed the fourth and second level exams. It must be difficult to find a job. I want to find two MCU projects f...
ponylabsz Embedded System
What is the return value of this msgQReceive function?
What is the return value of this msgQReceive function?...
fengyongbo Embedded System
Some FPGA learning materials
1.design for embed image process on FPGA 2.easy to understand FPGA, second edition 3.VLSI implementation of fast one-dimensional DCT transform core...
247153481 FPGA/CPLD
【Lenovo-Recruitment】Test Development Engineer
Position Description: 1. Participate in product demand research and analysis according to work needs; 2. Be responsible for project testing, formulate test plans, and design test cases; 3. Execute tes...
Betty121 Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1152  728  2156  870  2575  24  15  44  18  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号