EEWORLDEEWORLDEEWORLD

Part Number

Search

XSFN2016810AC

Description
RES,SMT,THIN FILM,681 OHMS,100WV,.2% +/-TOL,-25,25PPM TC,0202 CASE
CategoryPassive components    The resistor   
File Size99KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

XSFN2016810AC Overview

RES,SMT,THIN FILM,681 OHMS,100WV,.2% +/-TOL,-25,25PPM TC,0202 CASE

XSFN2016810AC Parametric

Parameter NameAttribute value
Objectid1169273978
package instructionSMT, 0202
Reach Compliance Codeunknown
Country Of OriginUSA
ECCN codeEAR99
YTEOL8.5
structureChip
Manufacturer's serial numberSFN
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length0.51 mm
Package formSMT
Package width0.51 mm
method of packingTray
Rated power dissipation(P)0.25 W
resistance681 Ω
Resistor typeFIXED RESISTOR
seriesSFN
size code0202
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Tolerance0.2%
Operating Voltage100 V
SFN
Vishay Electro-Films
NiCr Thin Film, Top-Contact Resistor
CHIP
RESISTORS
FEATURES
Wire bondable
Product may not
be to scale
Chip size: 20 inches square
Resistance range: 10
Ω
to 510 kΩ
Resistor material: Nichrome
Oxidized silicon substrate
The SFN series resistor chips offer a combination of
nichrome stability, good power rating and small size.
The SFNs are manufactured using Vishay Electro-Films
(EFI) sophisticated thin film equipment and manufacturing
technology. The SFNs are 100 % electrically tested and
visually inspected to MIL-STD-883.
250 mW power
APPLICATIONS
Vishay EFI SFN resistor chips are widely used in hybrid packages where space is limited. Designed with capacity to handle
substantial power loads, they also have the benefit of nichrome stability.
Recommended for hermetic environments where die is not exposed to moisture.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES AND TOLERANCES
Tightest Standard Tolerance Available
0.1 %
PROCESS CODE
CLASS H*
CLASS K*
209
201
203
205
208
200
202
204
*MIL-PRF-38534 inspection criteria
± 10 ppm/°C
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
20
Ω
50
Ω
100
Ω
1 kΩ
510 kΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
Noise, MIL-STD-202, Method 308
100
Ω
- 250 kΩ
< 100
Ω
or > 251 kΩ
Stability, 1000 h, + 125 °C, 50 mW
Operating Temperature Range
Thermal Shock, MIL-STD-202, Method 107, Test Condition F
High Temperature Exposure, + 150 °C, 100 h
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to Zero at + 175 °C)
5 x Rated Power Short-Time Overload, + 25 °C, 5 s
- 35 dB typ.
- 20 dB typ.
± 0.25 % max.
ΔR/R
- 55 °C to + 125 °C
± 0.25 % max.
ΔR/R
± 0.5 % max.
ΔR/R
200 V
10
12
min.
100 V max.
250 mW
± 0.25 % max.
ΔR/R
www.vishay.com
42
For technical questions, contact: efi@vishay.com
Document Number: 61025
Revision: 12-Mar-08
Development board application
Learn how to reduce power consumption...
liangb2000 Microcontroller MCU
My board has arrived, it is healthier to sunbathe
Finally received theGetting Started Guide card, the font is really bigThe data cable is praised :sexy:After unpacking, there is actually a small boardI don't know what it is used for nowThe interface ...
dql2016 DIY/Open Source Hardware
Good resources of the week (power supply category) February 5th week
:) It's time for the weekly push again~~ I hope every resource can be put to good use, and everyone can find what they need [url=https://download.eeworld.com.cn/detail/shenyuxiaoyu/559979]Switching Po...
okhxyyo Power technology
Introduction to FPGA design process and design considerations
Welcome to join the FPGA technology group: 63296979...
lpeng00007 FPGA/CPLD
Development of teaching equipment experiment box based on FPGA
[font=宋体][b]FPGA core board development and use manual, everyone discusses technology with each other[/b][/font] [[i] This post was last edited by yifan5156 on 2013-7-17 16:52[/i]]...
yifan5156 FPGA/CPLD
National IC Designer Certification Examination FAQs are hot! Haha
http://www.zfa.cn 2005-09-09 China Development Network reported1. What is IC design?Answer: IC design is simply hardware circuit design. Designers propose design ideas based on design requirements, an...
fighting FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2489  282  1788  1839  1825  51  6  36  38  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号