EEWORLDEEWORLDEEWORLD

Part Number

Search

TAZB474M35CRSZ0923

Description
Tantalum Capacitor, Polarized, Tantalum (dry/solid), 35V, 20% +Tol, 20% -Tol, 0.47uF, Surface Mount, 1505, CHIP
CategoryPassive components    capacitor   
File Size86KB,8 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

TAZB474M35CRSZ0923 Overview

Tantalum Capacitor, Polarized, Tantalum (dry/solid), 35V, 20% +Tol, 20% -Tol, 0.47uF, Surface Mount, 1505, CHIP

TAZB474M35CRSZ0923 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1687910026
package instruction, 1505
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL7.78
capacitance0.47 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
JESD-609 codee4
leakage current0.001 mA
Manufacturer's serial numberTAZ
Installation featuresSURFACE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, 7 INCH
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)35 V
size code1505
surface mountYES
Delta tangent0.06
Terminal surfaceGold (Au)
Terminal shapeWRAPAROUND
TAZ Series
Including CWR09 and COTS-Plus
The TAZ part has fully molded, compliant
leadframe construction designed for use in
applications utilizing solder (Reflow, Wave
or Vapor Phase), conductive adhesive or
thermal compression bonding techniques.
Each chip is marked with polarity, capaci-
tance code and rated voltage.
The series comprises eight case sizes
(see dimensional chart below) with the
new V case enabling capacitance values
to 470 µF. The C case, with its non-stan-
dard aspect ratio, is retained as a QPL
(Qualified Product List) only special.
CASE DIMENSIONS:
millimeters (inches)
Case
Code
A
Length L
Width W
±0.38 (0.015) ±0.38 (0.015)
2.54 (0.100)
3.81 (0.150)
3.81 (0.150)
5.08 (0.200)
5.59 (0.220)
6.73 (0.265)
7.24 (0.285)
6.93 (0.273)
1.27 (0.050)
1.27 (0.050)
2.54 (0.100)
2.54 (0.100)
2.54 (0.100)
2.79 (0.110)
3.81 (0.150)
5.97 (0.235)
Height H
±0.38 (0.015)
1.27 (0.050)
1.27 (0.050)
1.27 (0.050)
1.27 (0.050)
1.78 (0.070)
2.79 (0.110)
2.79 (0.110)
3.45 (0.136)
Term. Width W
1
1.27±0.13
(0.05±0.005)
1.27±0.13
(0.05±0.005)
2.41+0.13/-0.25
(0.095+0.005/-0.01)
2.41+0.13/-0.25
(0.095+0.005/-0.01)
3.30±0.13
(0.13±0.005)
2.67±0.13
(0.105±0.005)
3.68+0.13/-0.51
(0.145+0.005/-0.02)
3.05±0.13
(0.120±0.005)
Term. Length A
±.13 (.005)
0.76 (0.030)
0.76 (0.030)
0.76 (0.030)
0.76 (0.030)
0.76 (0.030)
1.27 (0.050)
1.27 (0.050)
1.4 (0.055)
S min
0.38 (0.015)
1.65 (0.065)
1.65 (0.065)
2.92 (0.115)
3.43 (0.135)
3.56 (0.140)
4.06 (0.160)
3.38 (0.133)
H
B
S
L
A
W
1
W
D
E
F
G
H
V
MARKING
(White marking on black body)
Polarity Stripe (+)
Capacitance Code
Rated Voltage
Case sizes A through E share a common (0.050" nom) height profile, compatible with PCMCIA type II applications. These
allow downsizing in all portable applications, ranging from sub-miniature hard-disc drive (HDD)/computer to portable
communications/GPS systems. The F case at 0.070" nom offers the versatility of a low profile design, while allowing
capacitance ratings to 100 µF for low voltage filtering applications.
Cases G, H and V also offer lower profile and greater volumetric efficiency than their nearest EIA sized counterparts
(ref. CWR11). These are especially suited to power supply applications. The V case is a new addition to the series
designed to maximize capacitance/voltage ratings while achieving minimum ESR levels and maximum power dissipation.
The regular configuration allows for banking (brickwalling) applications where maximum capacitance with minimal ESR
and inductance are required in a limited board space.
20
TI Wearable Electronic Device Solution Demo
[i=s] 本帖最后由 i2c 于 2014-10-27 16:23 编辑 [/i][align=left][color=#000][media=x,500,375]http://www.kaltura.com/index.php/kwidget/wid/0_62k6of22/uiconf_id/2507802[/media][/color][/align][align=left][color=#...
i2c Microcontroller MCU
Weak question, norflash 2M, the original bootloader is a uc-osII boot program to determine the flash format and file reading, and boot the ulinux in the flash, directly modify the uc
Please help me. I am designing a file system. The development board in the laboratory does not provide much information. There is only the uclinux program for booting the uc-os mentioned above. If I w...
windows_01 Linux and Android
KiCad-FPGA programmable logic device chip XC7Z030-2FBG676I motherboard 12-layer PCB file
KiCad-FPGA programmable logic device chip XC7Z030-2FBG676I motherboard 12-layer PCB file...
ohahaha PCB Design
Question about 74HC14 input pin
What is the maximum voltage of the 74HC14 input pin? I can't tell from the manual. There is a DUT device under test in the picture, but I don't know what its structure is like?...
ena MCU
How to calculate square root using CORDIC algorithm?
How to calculate square root using CORDIC algorithm?...
ssawee FPGA/CPLD
6678 Byte alignment issue during srio write operation
6678 communicates with FPGA, FPGA acts as the srio initiator and operates SL2 of 6678. It is found that 6678 only supports writing 64-bit data. When FPGA writes 32-bit data, the data in SL2 will be mi...
Stephen DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1539  2840  1805  2860  264  31  58  37  6  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号