D10V000-20306FB-G datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> D10V000-20306FB-G

D10V000-20306FB-G: DescriptionParallel - Fundamental Quartz Crystal, 10MHz Nom,; CategoryPassive components Crystal/resonator; File Size410KB，3 Pages; ManufacturerDB Lectro Inc; Environmental Compliance

Download Datasheet Parametric View All

D10V000-20306FB-G Overview

Parallel - Fundamental Quartz Crystal, 10MHz Nom,

D10V000-20306FB-G Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1356733844
Reach Compliance Code	unknown
Other features	AT-CUT; BULK
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.01%
frequency tolerance	30 ppm
load capacitance	20 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	10 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
physical size	L8.0XB4.5XH1.5 (mm)/L0.315XB0.177XH0.059 (inch)
Series resistance	70 Ω
surface mount	YES

Preview

Download Datasheet

View All

Quartz Crystal

Holder Code V, GLASS SEALED CERAMIC 8 X 4.5MM Surface Mount Package

FEATURE



Ultra thin, thickness 1.0mm



Leadless type



High precision characteristic covering up to high

frequency range



Automatic mounting



Embossed taping specification



Reflow soldering



Lead Free & RoHS Compliant

ELECTRICAL SPECIFICATIONS

Output Frequency Range

Mode

Frequency Tolerance (at 25°C)

Frequency Stability Over Operating

Temperature Characteristics

Storage Temperature Range

Operable Temperature Range

Shunt Capacitance (C

)

Driver Level (Typical)

Load Capacitance(C

)

E uv ln S r sR s tn eE R (

q iae t ei e i a c S Ω)

Aging @25°C

year (Max)

Shock Resistance

8.000 MHz to 80.000 MHz

see Table 1*

±10ppm ~ ±50ppm Max

-10°C ~+60°C ±30ppm,

-20°C ~+70°C ±50ppm or specify

-55

°C

to +125

°C

-10°C to +60°C

~ -40°C

to +85

°C

5.0 pF Max

100µW

Series, 16pF, 20pF, 30pF, 32pF, or

specify

see Table 1*

±3ppm, ±5ppm/year

Drop test of 3 times on 2mm stainless

plate from 75cm height

REMARK:

SPECIFICATIONS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE. PLEASE CONFIRM WITH OUR SALES ENGINEER.

Frequency and Equivalent Series Resistant

Frequency Range

8.000 MHz ~ 10.000 MHz

10.000 MHz ~ 40.000 MHz

30.000 MHz ~ 45.000 MHz

45.000 MHz ~ 80.000 MHz

ES R (

. . . Ω)

Max

Mode

Fundamental / AT

Third Overtone / AT

DB Lectro Inc. 3755 Place Java, Suite 140, Brossard, Québec, J4Y 0E4, Canada - T: 1-450-444-1424 / F: 1-450-444-4714 / www.dblectro.com

Recommended Resources

Light control switch circuit 4 controlled by flashlight

Potential column and current detection circuit diagram

Coil short circuit tester circuit

LMl872 (electronic toys and model vehicles) radio and infrared remote control receiving and decoding circuit

Bias magnetic oscillator circuit for recording

4. Power supply circuit diagram of AOC CM-333 color display

The long-awaited Cyclone V SoC has started shipping, and the development kit has been released simultaneously: One of the biggest uses of the development kit is as a reference design. [font=新宋体][size=4][color=#000000][backcolor=white][/backcolor][/color][/size][/font] [p=20, null, left][font=新宋体][size=4][color...; wstt FPGA/CPLD

Discussion on IAP Upgrade Procedure: I wonder how you deal with the IAP program upgrade problem and what is the basic method?My personal idea is to refer to the methods of u-boot and linux. I wonder if there is a better implementation pr...; daicheng Embedded System

STM32F10 Chinese reference material: I'm new here, and I'd like to share with you the Chinese reference materials for STM32F10...; bingdongshijian stm32/stm8

Has anyone written an i2c for zlg7290?: Looking for a package, I can't understand this file of zlg...; citymoon Microcontroller MCU

Showing my products + my development board: This content is originally created by EEWORLD forum user xiyue521 . Ifyou need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source. h][ attach]44...; xiyue521 Special Edition for Assessment Centres

Comparison of two Verilog codes: [code]always（posedge CLOCK） case（i） 0: if（C1 == 8） begin C1 <= 4' d0; i <= i + 1' b1; end else begin reg1 <= reg1 + 1' b1; C1 <= C1 + 1' b1; end endcase always（posedge CLOCK） case（i） 0,1,2,3,4,5,6,7: ...; 白丁 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components