EEWORLDEEWORLDEEWORLD

Part Number

Search

FMXMA1100HGC-04.900000M

Description
Series - Fundamental Quartz Crystal, 4.9MHz Nom, ROHS COMPLIANT, HC-49/U, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size101KB,1 Pages
ManufacturerFrequency Management International
Environmental Compliance  
Download Datasheet Parametric View All

FMXMA1100HGC-04.900000M Overview

Series - Fundamental Quartz Crystal, 4.9MHz Nom, ROHS COMPLIANT, HC-49/U, 2 PIN

FMXMA1100HGC-04.900000M Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1311805426
package instructionROHS COMPLIANT, HC-49/U, 2 PIN
Reach Compliance Codecompliant
Ageing5 PPM/YEAR
Crystal/Resonator TypeSERIES - FUNDAMENTAL
Drive level50 µW
frequency stability0.0025%
frequency tolerance30 ppm
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency4.9 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.05XB4.65XH13.46 (mm)/L0.435XB0.183XH0.53 (inch)
Series resistance50 Ω
surface mountNO
FMXMA
SERIES
Microprocessor Crystals
Low Cost Crystals
Thru-Hole Package
Multiple Package Heights
Surface Mount Lead Forming
HC-49/U
SPECIFICATIONS
08 - Issue 4 - 071508
Parameter
Frequency Range
Operation Mode
Load Capacitance (CL)
Frequency Tolerance
Temperature Tolerance
Operating Temperature
Storage Temperature
Equivalent Series Resistance (ESR)
Shunt Capacitance (C0)
Drive Level
Aging @ 25°C
All specifications subject to change without notice.
Specification
1.8 - 180 MHz
See Operation Mode and ESR Table
18 pF Std., 8 to 60 pF and Series available
±30 ppm @ 25°C Std. (See Cal. Tol. for Options)
±50 ppm Std. (See Temp. Tol. for Options)
0 to +70°C Std. (See Temp. Range for Options)
-55 to +125°C
See Operation Mode and ESR Table
7 pF max.
50
μW
typical, 1 mW max.
±5 ppm per year max.
HC-49/U
H
0.017
(0.43)
DIA.
0.500
(12.7)
MIN.
0.192
(4.88)
OPERATION MODE AND ESR TABLE
Frequency (MHz)
1.8 - 1.9
2.0 - 2.3
2.4 - 2.9
3.0 - 3.6
3.7 - 4.1
4.2 - 4.8
4.9 - 5.9
6.0 - 7.9
8.0 - 9.9
10.0 - 27.0
24.0 - 29.0
30.0 - 80.0
50.0 - 99.0
100.0 - 180.0
Mode
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
3rd Overtone
3rd Overtone
5th Overtone
5th Overtone
Max. ESR (Ohms)
650
550
350
200
100
70
50
40
35
25
60
40
90
110
0.183
(4.65)
MAX.
STANDARD MARKING
XXX.XXXM
XXXXXXX
FMI YYWW
XXX.XXXM FREQUENCY in MHz
XXXXXXX Part Number
FMI, Date Code
0.435
(11.05)
DIMENSION “H” TABLE
Package
A1
A2
Max. Height
0.530” (13.46mm)
0.426” (10.82mm)
NOTE: Standard Specifications for product indicated in
color
Dimensions:
Inches
(mm)
PART DESCRIPTION SYSTEM
MARKING: See Page 52, Format A
FMXM A1 1 18 H J A - XX.XXXXXXM - CM
Options
Product Family
MicroP Crystal
Package
A1
or A2
Mode
1 - Fundamental
3 - 3rd Overtone
5 - 5th Overtone
Load Cap. (CL)
18 - Standard (pF)
00 - Series
## - Custom (pF)
Cal. Tol. @ 25°C
G ±25 ppm
H ±30 ppm
I ±40 ppm
J ±50 ppm
K ±100 ppm
X Custom
Temp. Tol.
G ±25 ppm
H ±30 ppm
I ±40 ppm
J ±50 ppm
K ±100 ppm
X Custom
Frequency (MHz)
Temp. Range
A 0 to 70 °C
B -20 to 70 °C
C -40 to 85 °C
D -10 to 50 °C
E -10 to 60 °C
F -30 to 60 °C
J 0 to 50 °C
X Custom
TR - Tape & Reel
BI - Base Insulator
GB - Gnd Lead Base
GT - Gnd Lead Top
LT - Lead Trimming
LF - Lead Forming
PD - Parameter Data
TD - Temp. Data
TG - Temp. Grading
CM - Custom Mark
BLANK - None Req’d.
-55°C TO +125°C Available, Limited Stability Options,
please consult the factory.
1-800-800-XTAL
[9825]
www.fmi-inc.com
10
Single chip microcomputer + temperature acquisition system
[img]file:///H:/DOCUME~1/Owner/LOCALS~1/Temp/$BZ9U~ASWF%25LD_)G5FR)4JG.jpg[/img] The temperature sensor schematic diagram of the single-chip microcomputer + temperature acquisition system, the design ...
littlefish603 MCU
FPGA FIFO Design Tips.rar
FPGA FIFO Design Tips.rar...
zxopenljx FPGA/CPLD
Microcontroller for variable speed BLDC fan control systems
Microcontroller for variable speed BLDC fan control systems...
安_然 DSP and ARM Processors
28335 Online update program problem, flash_api code calls the erase function and the return value is 24
As the title says: My burning method is: modify the flash_api code project provided by TI according to your own needs, compile and convert it into hexadecimal machine code. Then define the relevant fl...
anyber Microcontroller MCU
Help with RS422 protocol based on Verilog
I would like to ask which expert has a program based on the RS422 protocol of Verilog. I don't have any requirements, just the simplest one will do. I am a beginner and don't understand it very well. ...
单片机菜菜 FPGA/CPLD
The first gift for the moderator
On July 22, 2008, a training course on FPGA design technology will be held in Wuxi. The content includes the use of Modelsim and some other designs, logic synthesis, etc. If you are interested in part...
洁白如煤 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1647  1174  464  844  1470  34  24  10  17  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号