EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

ECS-120-20-30-REM-TR

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size364KB,2 Pages
ManufacturerECS
Websitehttp://www.ecsxtal.com/
Environmental Compliance
Download Datasheet Parametric View All

ECS-120-20-30-REM-TR Overview

Parallel - Fundamental Quartz Crystal,

ECS-120-20-30-REM-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7192061744
package instructionSMD, 2 PIN
Reach Compliance Codecompliant
YTEOL7.1
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance15 ppm
JESD-609 codee4
load capacitance20 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency12 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical size5.0mm x 3.2mm x 1.1mm
Series resistance80 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
ADI ultrasonic equipment system block diagram and composition
As the title says....
soso Mobile and portable
Looking for a boost solution with input 1~1.5V, output 3V, 100mA
I want to make a Bluetooth device by myself, powered by dry batteries. Two AA batteries take up a lot of space, and the button battery has a small capacity, so I want to use one AA battery. I want a b...
jetlin1992 Analogue and Mixed Signal
Can you guys help me choose a diode?
In an RLC circuit, when C discharges to R and L, I need to connect a diode in parallel across C to prevent the current flowing through L from reversely charging C. So what specification and model of s...
yangguangcici Analog electronics
TI C6000 DSP McASP port problem
Hi everyone, I'm currently facing a difficult problem and I hope you can help me. The circuit we designed is that C67xx DSP is connected to AIC23 (ADC/DAC) through McASP port. AIC23 provides shift clo...
jerryconan DSP and ARM Processors
EEWORLD University ---- Introduction to the internal structure of FPGA (Intel official tutorial)
Introduction to FPGA internal structure (Intel official tutorial) : https://training.eeworld.com.cn/course/5565FPGA stands for Field Programmable Gate Array, which is a digital logic device that can c...
Lemontree FPGA/CPLD
My blog is launched
Is my blog open? It’s my first time using it and I’m not very familiar with it....
DZZ Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 251  574  2230  2334  695  6  12  45  47  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号