EEWORLDEEWORLDEEWORLD

Part Number

Search

ECS-200-8-20BM-RS-TR

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size544KB,2 Pages
ManufacturerECS
Websitehttp://www.ecsxtal.com/
Environmental Compliance
Download Datasheet Parametric View All

ECS-200-8-20BM-RS-TR Overview

Parallel - Fundamental Quartz Crystal,

ECS-200-8-20BM-RS-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7197501861
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
YTEOL6.88
Other featuresTR, 7 INCH
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance15 ppm
JESD-609 codee4
load capacitance8 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency20 MHz
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
physical sizeL7.0XB5.0XH1.3 (mm)/L0.276XB0.197XH0.051 (inch)
Series resistance40 Ω
surface mountYES
Terminal surfaceGold (Au)
CSM-8M
SMD CRYSTAL
The CSM-8M is a miniature SMD Crystal with a 7.0 x 5.0 mm
footprint. This seam welded metal lid/ceramic package crystal is
ideal for PCMIA ethernet applications.
CSM-8M SMD CRYSTAL
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Frequency
Mode of Oscillation
Frequency Tolerance*
Frequency Stability*
Shunt Capacitance
Load Capacitance
Drive Level
Operating Temperature*
Storage Temperature
Aging (First Year)
Fundamental
@ +25°C
-10 ~ +70°C
CONDITIONS
MIN
CSM-8M
TYP
MAX
UNITS
42.000
± 30
± 50
5
MHz
ppm
ppm
pF
pF
μW
°C
°C
ppm
6.000
Co
Specify in P/N
D
L
T
opr
T
stg
@ +25°C ±3°C
Frequency (MHz)
6.000 ~ 7.999
8.000 ~ 15.999
16.000 ~ 42.000
-10
-55
8
20
Compact and Low Profile
RoHS Compliant
MSL: 1
Lead Finish: Au
Series
100
+70
+125
±5
DIMENSIONS (mm)
ESR Ω Max.
70
60
40
Pad Connections
1
In/Out
2
Gnd
3
Out/In
4
Gnd
Figure 1)
Top, Side, and Bottom
Crystal is symmetrical, pad 1 & 3 are interchangeable.
Chamfer on the bottom pad has no electrical
significance.
Figure 2)
Suggested land
pattern
PART NUMBERING GUIDE: Example ECS-200-20-20BM-TR
ECS - FREQUENCY ABBREVIATION
LOAD
CAPACITANCE
20 = 20 pF
S = Series
PACKAGE
Tolerance
20BM =
CSM-8M
Blank = Std
A = ± 25
ppm
J = ± 20
ppm
R = ± 15
ppm
C = ± 10
ppm
AVAILABLE OPTIONS
Stability
Blank= Std
D= ±100 ppm
E = ± 50 ppm
G = ± 30 ppm
H = ± 25 ppm
T = ± 20 ppm †
W = ±15 ppm †
K = ± 10 ppm †
PACKAGING
Temp Range
Blank= Std
L = -10 ~ +70°C
M = -20 ~ +70°C
Y = -30 ~ +85°C
N = -40 ~ +85°C
P = -40 ~ +105°C
S = -40 ~ +125°C
U = -55 ~ +125°C
TR =
Tape
& Reel
1K/Reel
ECS
200 = 20.000 MHz
See P/N Guide
* Specify available options in P/N.
† Contact ECS for availability over extended temp range.
Rev.2017
15351 West 109
th
Street
|
Lenexa, KS 66219
|
Phone: 913.782.7787
|
Fax: 913.782.6991
|
www.ecsxtal.com
Altera Reference Design - 10Gbps Ethernet Loopback Reference Design
The Altera Stratix IIGX 10 Gigabit Ethernet (10GbE) loopback reference design provides a sample design that demonstrates wire-speed operation of the 10GbE reference design described in AN516:10-Gbps E...
xiaoxin1 FPGA/CPLD
dsp related AD sampling
How to turn off the interrupt of AD sampling in dsp?...
lsy5680988 DSP and ARM Processors
Challenges in Nanoelectrical Measurements
Before researchers can attempt to make sensitive measurements, they must also understand some of the challenges of nanoelectrical measurements. These challenges include:Basic principles of measurement...
Jack_ma Test/Measurement
Is the latest generation of ARM CPU Cortex? I want to learn more.
The "MCU New Trends - Cortex M0/M3/M4 Industry Application Theme Seminar"and the second "Embedded and Internet of Things" theme forum of China Embedded System Industry Associationare initiated by Chin...
tope Industrial Control Electronics
Clock chip driver problem
Based on nios; i2c bus device; written clock chip driver; can't read the correct time; the first time it is written, it can't be written, and the system immediately crashes; the second time it can be ...
shamuwhale Embedded System
FPGA Design Issues
I would like to ask, when doing FPGA design, the functions and timing simulations of each underlying submodule are correct, but the top-level module simulation is wrong (that is, the individual submod...
shuxueaw FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2844  1646  2721  202  746  58  34  55  5  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号