C1206T222M5RAC7215 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> C1206T222M5RAC7215

C1206T222M5RAC7215: DescriptionCeramic Capacitor, Ceramic, 50V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.0022uF, 1206,; CategoryPassive components capacitor; File Size907KB，23 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com; Environmental Compliance

Download Datasheet Parametric View All

C1206T222M5RAC7215 Overview

Ceramic Capacitor, Ceramic, 50V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.0022uF, 1206,

C1206T222M5RAC7215 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7101709157
package instruction	, 1206
Reach Compliance Code	compliant
Country Of Origin	Mexico
ECCN code	EAR99
YTEOL	7.52
Other features	COTS
capacitance	0.0022 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.78 mm
JESD-609 code	e3
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Embossed Plastic, 13 Inch
positive tolerance	20%
Rated (DC) voltage (URdc)	50 V
Guideline	MIL-PRF-55681
size code	1206
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	1.6 mm

Preview

Download Datasheet

View All

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Commercial Off-The-Shelf (COTS) for Higher Reliability

Applications, X7R Dielectric, 6.3 – 250 VDC

Overview

KEMET’s COTS program is an extension of KEMET knowledge

of high reliability test regimes and requirements. KEMET

regularly supplies “up-screened” products by working with

customer drawings and imposing specified design and test

requirements. The COTS program offers the same high quality

and high reliability components as up-screened products,

but at a lower cost to the customer. This is accomplished by

eliminating the need for customer-specific drawings to achieve

the reliability level required for customer applications. A series

of tests and inspections have been selected to provide the

accelerated conditioning and 100% screening necessary to

eliminate infant mortal failures from the population.

KEMET’s X7R dielectric features a 125°C maximum operating

temperature and is considered “temperature stable.” The

Electronics Components, Assemblies & Materials Association

(EIA) characterizes X7R dielectric as a Class II material.

Components of this classification are fixed, ceramic dielectric

capacitors suited for bypass and decoupling applications or

for frequency discriminating circuits where Q and stability of

capacitance characteristics are not critical. X7R exhibits a

predictable change in capacitance with respect to time and

voltage and boasts a minimal change in capacitance with

reference to ambient temperature. Capacitance change is

limited to ±15% from −55°C to +125°C.

All COTS testing includes voltage conditioning and post-electrical

testing as per MIL–PRF–55681. For enhanced reliability, KEMET

also provides the following test level options and conformance

certifications:

Test Level A

Voltage Conditioning

DWV

IR@25°C

CAP

PDA 8%

C of C

Test Level B

Voltage Conditioning

DWV

IR@25°C

CAP

PDA 8%

DPA

C of C

Test Level C

Voltage Conditioning

DWV

IR@25°C

CAP

PDA 8%

DPA

85/85

C of C

Ordering Information

1210

104

Rated

Voltage

(VDC)

9 = 6.3

8 = 10

4 = 16

3 = 25

5 = 50

1 = 100

2 = 200

A = 250

Dielectric

R = X7R

Test Level

A = Testing per MIL-

PRF-55681 PDA 8%

B= Testing per MIL-

PRF-55681 PDA 8%, DPA

per EIA-469

C = Testing per MIL-

PRF-55681 PDA 8%, DPA

per EIA-469, Humidity per

MIL-STD-202, Method 103,

Condition A

Termination

Finish

C = 100%

Matte Sn

L = SnPb (5%

Pb minimum)

Packaging/

Grade (C-Spec)

See

"Packaging

C-Spec

Ordering

Options Table"

Case Size

Specification/

Capacitance Capacitance

Ceramic

(L" x W")

Series

Code (pF)

Tolerance

0402

0603

0805

1206

1210

1812

2220

T = COTS

Two

significant

digits and

number of

zeros

J = ±5%

K = ±10%

M = ±20%

Additional termination finish options may be available. Contact KEMET for details.

Built Into Tomorrow

Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com

C1027_X7R_COTS_SMD • 5/25/2021

Recommended Resources

LM3875T and LM3876T high performance 40W monolithic audio power amplifier IC-02

Shaver charger circuit

SL517 voice-activated light circuit diagram

Lithium battery charger circuit

ring detector

555 automatic tracking sunlight controller circuit

2010 Guangxi College Student Electronic Design Competition List: [i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...; huangxiao0801 Electronics Design Contest

Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?: FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...; shen19891209 FPGA/CPLD

Xu Jinglei's blog ranks first in the world: Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...; gaoyanmei Talking

How to design a delay device using VHDL: The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...; eeleader-mcu FPGA/CPLD

Notes on posting in this forum: [i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...; zhangf1982 Electronics Design Contest

FPGA application three levels: FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application 　　System-level applications combine FPGA with traditional computer te...; suifeng654456 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components