EEWORLDEEWORLDEEWORLD

Part Number

Search

40-3210-115

Description
HEADER CONNECTOR,HYBRID,RECEPT,60+8 CONTACTS,PIN,COMPLIANT FIT TERMINAL
CategoryThe connector    The connector   
File Size186KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

40-3210-115 Overview

HEADER CONNECTOR,HYBRID,RECEPT,60+8 CONTACTS,PIN,COMPLIANT FIT TERMINAL

40-3210-115 Parametric

Parameter NameAttribute value
Objectid300406394
Reach Compliance Codeunknown
ECCN codeEAR99
Board mount optionsPOLARIZATION POST
body width0.586 inch
subject depth0.525 inch
body length2.78 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact arrangementS60P8
Contact to complete cooperationAU ON NI
Contact completed and terminatedGOLD
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
Contact styleHYBRID
Dielectric withstand voltage1000VAC V
Insulation resistance100000000000 Ω
insulator materialGLASS FILLED POLYESTER
Manufacturer's serial number40-3
Mixed contactsYES
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature120 °C
Minimum operating temperature-55 °C
Plating thickness30u inch
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.188 inch
Termination typePRESS FIT
Total number of contacts68
Recruiting equipment maintenance engineers
Recruiting instrument maintenance engineers: Experience in computer motherboard chip-level maintenance, college degree or above in electronics. Strong hands-on learning ability is required. 2 Recruiti...
wht19823 Recruitment
[I contribute to the XILINX Resource Center] XILINX University Program Application Guide
XLINX University Program Application Guide First, apply for an ID at XILINX, then log in and go to http://www.xilinx.com/univ/xup/ubroch/qform.htm to fill in the form...
wanghongyang FPGA/CPLD
About LVTTL3.3V and LVCMOS3.3V
There are two levels in FPGA/CPLD, LVTTL3.3V and LVCMOS3.3V. I don’t know what the specific difference between these two is? From the perspective of the high and low levels of the output ground, they ...
771235870 FPGA/CPLD
C program example for floating point to fixed point conversion
We use an example to illustrate the method of converting C programs from floating point to fixed point. This is a C language program that performs low-pass filtering on speech signals (0.3~3.4kHz). Th...
Jacktang DSP and ARM Processors
C6678 multi-core DSP development - connected domain marking of vlib application
Edge detection is the preparatory work for feature recognition. In fact, the typical image processing process needs to mark the connected domain before edge detection, obtain a certain figure on the i...
fish001 DSP and ARM Processors
Regarding the F28035 ADC issue.
I have the following questions about TI's SPRZ295J document (TMS320F2803x Piccolo MCU Silicon Errata):1. If SOC0~3 are configured as "simultaneous sampling", that is, SOC0 and SOC1 are a pair, and SOC...
dontium Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1190  920  2274  1956  475  24  19  46  40  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号