EEWORLDEEWORLDEEWORLD

Part Number

Search

M55342K04B21A3PWSM

Description
Fixed Resistor, Thin Film, 0.15W, 21.3ohm, 125V, 0.1% +/-Tol, 100ppm/Cel, Surface Mount, 1505, CHIP
CategoryPassive components    The resistor   
File Size96KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

M55342K04B21A3PWSM Overview

Fixed Resistor, Thin Film, 0.15W, 21.3ohm, 125V, 0.1% +/-Tol, 100ppm/Cel, Surface Mount, 1505, CHIP

M55342K04B21A3PWSM Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid267681657
package instructionCHIP
Reach Compliance Codenot_compliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.12
structureRectangular
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-65 °C
Package height0.8382 mm
Package length3.937 mm
Package formSMT
Package width1.27 mm
method of packingWaffle Pack
Rated power dissipation(P)0.15 W
Rated temperature70 °C
GuidelineMIL-PRF-55342
resistance21.3 Ω
Resistor typeFIXED RESISTOR
size code1505
surface mountYES
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceTIN LEAD OVER NICKEL
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage125 V
E/H (Military M/D55342)
www.vishay.com
Vishay Dale Thin Film
QPL MIL-PRF-55342 Qualified
Thin Film Resistor, Surface-Mount Chip
FEATURES
• Established reliability, “S” and “V” failure rate level
(10 ppm), C = 2
• High purity alumina substrate
• Wraparound termination featuring a tenacious adhesion
layer covered with an electroplated nickel barrier layer for
+150 °C operating conditions
LINKS TO ADDITIONAL RESOURCES
• Very low noise and voltage coefficient
(< -25 dB, 0.5 ppm/V)
• Non-inductive
• Laser-trimmed tolerances ± 0.1 %
• Wraparound resistance less than 0.010
Ω
typical
• In-lot tracking less than 5 ppm/°C
• Complete MIL-testing available in-house
• Antistatic waffle pack or tape and reel packaging available
• Military / aerospace / QPL
D
D
3
3
3D Models
Thin Film Mil chip resistors feature all sputtered wraparound
termination for excellent adhesion and dimensional
uniformity. They are ideal in applications requiring stringent
performance requirements. Established reliability is assured
through 100 % screening and extensive environmental lot
testing.
CONSTRUCTION
Passivation
Resistor Film
Solder
Coating
Nickel Barrier
High Purity
Alumina Substrate
Adhesion Layer
TYPICAL PERFORMANCE
ABSOLUTE
TCR
TOL.
25
0.1
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Resistance Range
TCR: Absolute
Tolerance: Absolute
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Shelf Life Stability: Absolute
SPECIFICATIONS
Tamelox resistor film (passivated nichrome)
10
Ω
to 6.19 MΩ
± 25 ppm/°C to ± 300 ppm/°C
± 0.1 %, ± 0.25 %, ± 0.5 %, ± 1 %,
± 2 %, 5 %, ± 10 %
ΔR
± 0.02 %
-
0.1 ppm/V
30 V to 200 V
-65 °C to +150 °C
-65 °C to +150 °C
< - 25 dB
ΔR
± 0.01 %
CONDITIONS
-
-
-55 °C to +125 °C
+25 °C
2000 h at +70 °C
-
-
-
-
-
-
1 year at +25 °C
Revision: 15-Nov-2021
Document Number: 60018
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Dynamic power management technology based on prior knowledge
Abstract: "Dynamic power management" is a design method to reduce power consumption by dynamically allocating system resources to complete system tasks with the least components or the lowest workload...
zbz0529 Power technology
【Practical tools】Visio timing diagram drawing component
The practical method of drawing timing diagram components in Visio is very simple. Download, unzip, and then put it in a fixed location. The default search location of Visio is "D:\Users Directory\My ...
小梅哥 FPGA/CPLD
Simulating FIFO with ModelSim (Transferred)
[p=26, null, left][color=rgb(82, 82, 82)][font=Arial][size=16px]Since the simulation FIFO requires clock resources, the PLL module used in the previous article is used. In the simulation of FIFO modul...
chenzhufly FPGA/CPLD
Excuse me, why is the digital tube display not bright enough?
I use 6 common cathode digital tubes. The P1 port connects to each segment of the digital tube, and the P0 port controls the on/off of the digital tube. I have connected it like this: A 9-pin 5.1K sin...
pangxie Embedded System
I want to make a three-cell lithium battery protection circuit board
Does anyone have relevant information? . . ....
WTT001 Suggestions & Announcements
【ufun learning】Match 12M external crystal by modifying SystemInit
[size=5]Previous words: [/size] The default external clock of stm32f103RC in version 3.5 of the library function is 8MHZ. Generally, we have a maximum clock of 72MHZ. If the external clock is 12MHZ, h...
freeelectron stm32/stm8

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2453  1177  2335  1466  1842  50  24  48  30  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号