EEWORLDEEWORLDEEWORLD

Part Number

Search

PHT0805H2132LNTB

Description
Fixed Resistor, Thin Film, 0.06W, 21300ohm, 150V, 0.01% +/-Tol, 55ppm/Cel, Surface Mount, 0805, CHIP
CategoryPassive components    The resistor   
File Size116KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PHT0805H2132LNTB Overview

Fixed Resistor, Thin Film, 0.06W, 21300ohm, 150V, 0.01% +/-Tol, 55ppm/Cel, Surface Mount, 0805, CHIP

PHT0805H2132LNTB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145010936989
package instructionCHIP
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresANTI-SULFUR
structureRectangular
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature200 °C
Minimum operating temperature-55 °C
Package height0.5 mm
Package length1.91 mm
Package formSMT
Package width1.27 mm
method of packingTR, Plastic
Rated power dissipation(P)0.06 W
resistance21300 Ω
Resistor typeFIXED RESISTOR
size code0805
surface mountYES
technologyTHIN FILM
Temperature Coefficient55 ppm/°C
Terminal surfaceTIN SILVER
Terminal shapeWRAPAROUND
Tolerance0.01%
Operating Voltage150 V
PHT
www.vishay.com
Vishay Sfernice
High Stability - High Temperature (230 °C)
Thin Film Wraparound Chip Resistors, Sulfur Resistant
FEATURES
• Operating temperature range:
-55 °C; +215 °C
• Storage temperature: -55 °C; +230 °C
• Gold terminations (< 1 μm thick)
• 5 sizes available (0402, 0603, 0805, 1206,
2010); other sizes upon request
• Temperature coefficient down to 15 ppm
(-55 °C; +215 °C)
• Tolerance down to 0.01 %
• Load life stability: 0.35 % max. after 2000 h at 220 °C
(ambient) at Pn
• Shelf life stability: 0.7 % typ. (1 % max.) after 15 000 h at
230 °C
• SMD wraparound
• TCR remains constant after long term storage at 230 °C
(15 000 h)
• Sulfur resistant (per ASTM B809-95 humid vapor test)
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
DESIGN SUPPORT TOOLS
Models
Available
click logo to get started
INTRODUCTION
For applications such as down hole applications, the need
for parts able to withstand very severe conditions
(temperature as high as 215 °C powered or up to 230 °C
un-powered) has leaded Vishay Sfernice to push out the
limit of the thin film technology.
Designers might read the application note: Power
Dissipation Considerations in High Precision Vishay
Sfernice Thin Film Chip Resistors and Arrays
(P, PRA etc…) (High Temperature Application)
www.vishay.com/doc?53047
in conjunction with this
datasheet to help them to properly design their PCBs and
get the best performances of the PHT.
Vishay Sfernice R&D engineers will be willing to support any
customer design considerations.
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
PHT0402
PHT0603
PHT0805
PHT1206
PHT2010
SIZE
0402
0603
0805
1206
2010
RESISTANCE
RANGE
10 to 130K
10 to 320K
10 to 720K
10 to 2.7M
10 to 7.5M
RATED POWER
(1)(2)
P
215 °C
W
0.0189
0.0375
0.06
0.1
0.2
(4)
LIMITING ELEMENT
VOLTAGE
V
50
75
150
200
300
TOLERANCE
(2)
±%
0.01, 0.02, 0.05, 0.1, 0.5, 1
0.01, 0.02, 0.05, 0.1, 0.5, 1
0.01, 0.02, 0.05, 0.1, 0.5, 1
0.01, 0.02, 0.05, 0.1, 0.5, 1
0.01, 0.02, 0.05, 0.1, 0.5, 1
TEMPERATURE
COEFFICIENT
(3)
± ppm/°C
10, 15, 25, 30, 50, 55
10, 15, 25, 30, 50, 55
10, 15, 25, 30, 50, 55
10, 15, 25, 30, 50, 55
10, 15, 25, 30, 50, 55
Notes
(1)
For power handling improvement, please refer to application note 53047: “Power Dissipation Considerations in High Precision Vishay
Sfernice Thin Film Chip Resistors and Arrays (High Temperature Applications)”
www.vishay.com/doc?53047
and consult Vishay Sfernice
(2)
See Table 2 on next page
(3)
See Table 1 on next page
(4)
It is possible to dissipate up to 0.3 W, but there will be an additional drift of 0.1 % after load life
CLIMATIC SPECIFICATIONS
Operating temperature range
Storage temperature range
-55 °C; +215 °C
-55 °C; +230 °C
MECHANICAL SPECIFICATIONS
Substrate
Resistive Element
Passivation
Protection
Terminations
Alumina
Nichrome (NiCr)
Silicon nitride (Si
3
N
4
)
Epoxy + silicone
Gold (< 1 μm) over nickel barrier
PERFORMANCE VS. HUMID SULFUR VAPOR
Test conditions
Test results
Revision: 23-Feb-18
50 °C ± 2 °C, 85 % ± 4 % RH,
exposure time 500 h
Resistance drift < (0.05 %
R
+ 0.05
),
no corrosion products observed
Note
• For other terminations, please consult
Document Number: 53050
1
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
MSP430 MCU C Application from Entry to Mastery
[font=Tahoma, Helvetica, SimSun, sans-serif]MSP430 MCU C Application from Entry to Mastery explains in detail the development method of MSP430 MCU C language, effectively helping everyone to learn 430...
Hugo801122 Microcontroller MCU
Can anyone give me a copy of Anritsu's MT8820A manual?
No matter Chinese or English, Chinese is the best. Thank you very much....
cj461 Test/Measurement
Implementation of a Super-resolution Direction Finding Algorithm for Spatial Spectrum Estimation Based on High-speed DSP Series Processors
Spatial spectrum estimation super-resolution is a spatial processing technology with superior spatial parameter (such as azimuth) estimation performance. Spatial spectrum estimation is an important br...
灞波儿奔 DSP and ARM Processors
About the simulation of the median algorithm IP core provided by Quartus
[i=s] This post was last edited by ymdynhz on 2014-5-27 15:00 [/i] Why is there no signal output after adding modelsim? All the libraries that can be added have been added. . Please help me~~...
ymdynhz FPGA/CPLD
I was confused and didn't understand whether the 1.5K USB external pull-up resistor was necessary.
I only use STM32F105 as USB DEVICE. Now I see that the evaluation board of 103 needs DP pull-up,but the documentation seems not to need it .Is it necessary to pull up externally when using USB soft co...
kakashilw stm32/stm8
I would like to ask, what are the functions of D flip-flop, JK flip-flop, T flip-flop, and SR flip-flop respectively?
As the title says: I would like to ask, what are the functions of D flip-flop, JK flip-flop, T flip-flop, and SR flip-flop respectively?...
郑志辉 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 812  2481  1806  2923  1969  17  50  37  59  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号