PTP901-130S-102B1 datasheet, PDF

PTP901-130S-102B1: DescriptionPotentiometer, Carbon, 0.05W, 1000ohm, 10V, 20% +/-Tol, 3792,; CategoryPassive components The resistor; File Size300KB，3 Pages; ManufacturerBourns; Websitehttp://www.bourns.com; Environmental Compliance

Download Datasheet Parametric View All

PTP901-130S-102B1 Overview

Potentiometer, Carbon, 0.05W, 1000ohm, 10V, 20% +/-Tol, 3792,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7169939517
Reach Compliance Code	not_compliant
ECCN code	EAR99
Actuator direction	HORIZONTAL
Actuator type	SHAFT
Other features	RATED AC VOLTAGE (V): 50
structure	Rectangular
gang number	1
Lead length	3.5 mm
Installation features	THROUGH HOLE MOUNT
Number of terminals	3
number of turns	1
Maximum operating temperature	55 °C
Minimum operating temperature	-10 °C
Package height	11.35 mm
Package length	23.25 mm
Package form	PCB Mount
Package width	9.5 mm
Rated power dissipation(P)	0.05 W
resistance	1000 Ω
resistance law	LINEAR
Resistor type	POTENTIOMETER
rotation angle	310 deg
surface mount	NO
technology	CARBON
Terminal shape	FLAT
Tolerance	20%
Operating Voltage	10 V

How do applications and drivers dynamically transfer data?: Definition: #define IO_OPEN_COM CTL_CODE(FILE_DEVICE_COMSPY,0x080A,METHOD_BUFFERED, \ FILE_ANY_ACCESS) I want to use the following to pass the serial port number "\\??\\COM1" DeviceIoControl(m_hDevice...; fewcome Embedded System

Please correct any Verilog syntax errors!: `timescale 100ps/100psmodule buffer_blocking (out, in);input in;output out;parameter DELAY1 = 103;parameter DELAY2 = 103;always @(in)#DELAY1 out = #DELAY2 in;//这个地方报错，(vlog-2110) Illegal reference to ...; eeleader FPGA/CPLD

Moderator is silent?: Why is the moderator silent? I am very interested in this product!...; superdianzifans DIY/Open Source Hardware

MSP430 ADC12: Curr_Volt = caltmp >> 12; //Curr_Volt = caltmp / 2^n [b] ptr[0] = Curr_Volt / 100; //Hex->Dec conversion t1 = Curr_Volt - (ptr[0] * 100); ptr[2] = t1 / 10; ptr[3] = t1 - (ptr[2] * 10); ptr[1] = 10; //...; zhoupinhua Microcontroller MCU

【FPGA Design Question】About Timing and Combinational Logic: module reg4（clk,rstn,d,q);input [3:0] d;input clk;input rstn;output [3:0] q;reg [3:0] q; always @(rstn or clk)q...; eeleader FPGA/CPLD

I have an idea about English materials: According to some thoughts of xiaoxif in the MCU section, [color=blue]on the 26th floor[/color], [url=https://bbs.eeworld.com.cn/thread-87805-3-1.html]https://bbs.eeworld.com.cn/thread-87805-3-1.html[...; 小娜 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components