SmartVoltage technology are high-density, low-cost,
nonvolatile, read/write storage solution for a wide
range of applications. The LH28F800BG-L/BGH-L
can operate at V
CC
= 2.7 V and V
PP
= 2.7 V. Their
low voltage operation capability realizes longer
battery life and suits for cellular phone application.
Their boot, parameter and main-blocked
architecture, flexible voltage and enhanced cycling
capability provide for highly flexible component
suitable for portable terminals and personal
computers. Their enhanced suspend capabilities
provide for an ideal solution for code + data storage
applications. For secure code storage applications,
such as networking, where code is either directly
executed out of flash or downloaded to DRAM, the
LH28F800BG-L/BGH-L offer two levels of protection
: absolute protection with V
PP
at GND, selective
hardware boot block locking. These alternatives
give designers ultimate control of their code security
needs.
8 M-bit (512 kB x 16) SmartVoltage
Flash Memories
FEATURES
• SmartVoltage technology
– 2.7 V, 3.3 V or 5 V V
CC
– 2.7 V, 3.3 V, 5 V or 12 V V
PP
• High performance read access time
LH28F800BG-L85/BGH-L85
– 85 ns (5.0±0.25 V)/90 ns (5.0±0.5 V)/
100 ns (3.3±0.3 V)/120 ns (2.7 to 3.6 V)
LH28F800BG-L12/BGH-L12
– 120 ns (5.0±0.5 V)/130 ns (3.3±0.3 V)/
150 ns (2.7 to 3.6 V)
• Enhanced automated suspend options
– Word write suspend to read
– Block erase suspend to word write
– Block erase suspend to read
• Enhanced data protection features
– Absolute protection with V
PP
= GND
– Block erase/word write lockout during power
transitions
– Boot blocks protection with WP# = V
IL
• SRAM-compatible write interface
• Optimized array blocking architecture
– Two 4 k-word boot blocks
– Six 4 k-word parameter blocks
– Fifteen 32 k-word main blocks
– Top or bottom boot location
• Enhanced cycling capability
– 100 000 block erase cycles
• Low power management
– Deep power-down mode
– Automatic power saving mode decreases I
CC
in static mode
• Automated word write and block erase
– Command user interface
– Status register
• ETOX
TM
∗
V nonvolatile flash technology
• Packages
– 48-pin TSOP Type I (TSOP048-P-1220)
Normal bend/Reverse bend
– 48-ball CSP (FBGA048-P-0808)
∗
ETOX is a trademark of Intel Corporation.
In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that may occur in equipment using any SHARP devices shown in catalogs, data books,
etc. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP device.
-1-
LH28F800BG-L/BGH-L (FOR TSOP, CSP)
COMPARISON TABLE
VERSIONS
LH28F800BG-L
(FOR TSOP, CSP)
LH28F800BGH-L
(FOR TSOP, CSP)
LH28F800BG-L
∗
1
(FOR SOP)
OPERATING
TEMPERATURE
0 to +70°C
–40 to +85°C
0 to +70°C
PACKAGE
48-pin TSOP (I)
48-ball CSP
48-pin TSOP (I)
48-ball CSP
44-pin SOP
DC CHARACTERISTICS
WRITE PROTECT FUNCTION
V
CC
deep power-down current (MAX.)
FOR BOOT BLOCKS
10 µA
20 µA
10 µA
Controlled by
WP# and RP# pins
Controlled by
WP# and RP# pins
Controlled by RP# pin
∗1
Refer to the datasheet of LH28F800BG-L (FOR SOP).
PIN CONNECTIONS
48-PIN TSOP (Type I)
A
15
A
14
A
13
A
12
A
11
A
10
A
9
A
8
NC
NC
WE#
RP#
V
PP
WP#
RY/BY#
A
18
A
17
A
7
A
6
A
5
A
4
A
3
A
2
A
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
48-BALL CSP
A
16
NC
GND
DQ
15
DQ
7
DQ
14
DQ
6
DQ
13
DQ
5
DQ
12
DQ
4
V
CC
DQ
11
DQ
3
DQ
10
DQ
2
DQ
9
DQ
1
DQ
8
DQ
0
OE#
GND
CE#
A
0
1
A
B
C
D
A
2
A
3
A
1
A
0
2
A
5
A
6
A
4
OE#
DQ
8
DQ
0
3
A
17
A
18
A
7
DQ
1
DQ
2
DQ
9
4
WP#
V
PP
RY/BY#
TOP VIEW
5
WE#
RP#
NC
DQ
12
V
CC
DQ
4
6
A
8
NC
A
9
DQ
6
DQ
5
DQ
13
7
A
11
A
10
A
12
DQ
15
DQ
14
DQ
7
8
A
14
A
13
A
15
A
16
GND
NC
DQ
10
DQ
11
DQ
3
E GND
F CE#
(FBGA048-P-0808)
(TSOP048-P-1220)
NOTE :
Reverse bend available on request.
-2-
LH28F800BG-L/BGH-L (FOR TSOP, CSP)
BLOCK ORGANIZATION
This product features an asymmetrically-blocked
architecture providing system memory integration.
Each erase block can be erased independently of
the others up to 100 000 times. For the address
locations of the blocks, see the memory map in
Fig. 1.
Boot Blocks :
The two boot blocks are intended to
replace a dedicated boot PROM in a micro-
processor or microcontroller-based system. The
boot blocks of 4 k words (4 096 words) feature
hardware controllable write-protection to protect the
crucial microprocessor boot code from accidental
modification. The protection of the boot blocks is
controlled using a combination of the V
PP
, RP# and
WP# pins.
Parameter Blocks :
The boot block architecture
includes parameter blocks to facilitate storage of
frequently update small parameters that would
normally require an EEPROM. By using software
techniques, the byte-rewrite functionality of
EEPROMs can be emulated. Each boot block
component contains six parameter blocks of 4 k
words (4 096 words) each. The parameter blocks
are not write-protectable.
Main Blocks :
The reminder is divided into main
blocks for data or code storage. Each 8 M-bit
device contains fifteen 32 k words (32 768 words)
blocks.
BLOCK DIAGRAM
DQ
0
-DQ
15
OUTPUT
BUFFER
INPUT
BUFFER
OUTPUT
MULTIPLEXER
IDENTIFIER
REGISTER
DATA
REGISTER
COMMAND
USER
INTERFACE
I/O
LOGIC
V
CC
STATUS
REGISTER
CE#
WE#
OE#
RP#
WP#
DATA
COMPARATOR
A
0
-A
18
INPUT
BUFFER
Y
DECODER
Y GATING
WRITE
STATE
MACHINE
MAIN BLOCK 13
MAIN BLOCK 14
RY/BY#
PROGRAM/ERASE
VOLTAGE SWITCH
V
PP
BOOT BLOCK 0
BOOT BLOCK 1
PARAMETER BLOCK 0
PARAMETER BLOCK 1
PARAMETER BLOCK 2
PARAMETER BLOCK 3
PARAMETER BLOCK 4
PARAMETER BLOCK 5
MAIN BLOCK 0
MAIN BLOCK 1
ADDRESS
LATCH
X
DECODER
15
32 k-WORD
MAIN BLOCKS
V
CC
GND
ADDRESS
COUNTER
-3-
LH28F800BG-L/BGH-L (FOR TSOP, CSP)
PIN DESCRIPTION
SYMBOL
A
0
-A
18
TYPE
INPUT
NAME AND FUNCTION
ADDRESS INPUTS :
Inputs for addresses during read and write operations. Addresses
are internally latched during a write cycle.
DATA INPUT/OUTPUTS :
Inputs data and commands during CUI write cycles; outputs
data during memory array, status register and identifier code read cycles. Data pins float
to high-impedance when the chip is deselected or outputs are disabled. Data is
internally latched during a write cycle.
CHIP ENABLE :
Activates the device’s control logic, input buffers, decoders and sense
amplifiers. CE#-high deselects the device and reduces power consumption to standby
levels.
RESET/DEEP POWER-DOWN :
Puts the device in deep power-down mode and resets
internal automation. RP#-high enables normal operation. When driven low, RP# inhibits
RP#
INPUT/
write operations which provide data protection during power transitions. Exit from deep
power-down sets the device to read array mode. With RP# = V
HH
, block erase or word
write can operate to all blocks without WP# state. Block erase or word write with V
IH
<
OE#
WE#
WP#
INPUT
INPUT
INPUT
RP# < V
HH
produce spurious results and should not be attempted.
OUTPUT ENABLE :
Gates the device’s outputs during a read cycle.
WRITE ENABLE :
Controls writes to the CUI and array blocks. Addresses and data are
latched on the rising edge of the WE# pulse.
WRITE PROTECT :
Master control for boot blocks locking. When V
IL
, locked boot
blocks cannot be erased and programmed.
READY/BUSY :
Indicates the status of the internal WSM. When low, the WSM is
performing an internal operation (block erase or word write). RY/BY#-high indicates that
the WSM is ready for new commands, block erase is suspended, and word write is
inactive, word write is suspended, or the device is in deep power-down mode. RY/BY#
is always active and does not float when the chip is deselected or data outputs are
disabled.
BLOCK ERASE AND WORD WRITE POWER SUPPLY :
For erasing array blocks or
writing words. With V
PP
≤
V
PPLK
, memory contents cannot be altered. Block erase and
word write with an invalid V
PP
(see
Section 6.2.3 "DC CHARACTERISTICS")
produce
spurious results and should not be attempted.
DEVICE POWER SUPPLY :
Internal detection configures the device for 2.7 V, 3.3 V or
5 V operation. To switch from one voltage to another, ramp V
CC
down to GND and then
ramp V
CC
to the new voltage. Do not float any power pins. With V
CC
≤
V
LKO
, all write
attempts to the flash memory are inhibited. Device operations at invalid V
CC
voltage
(see
Section 6.2.3 "DC CHARACTERISTICS")
produce spurious results and should
not be attempted.
GND
NC
SUPPLY
GROUND :
Do not float any ground pins.
NO CONNECT :
Lead is not internal connected; recommend to be floated.
DQ
0
-DQ
15
INPUT/
OUTPUT
CE#
INPUT
RY/BY#
OUTPUT
V
PP
SUPPLY
V
CC
SUPPLY
-4-
LH28F800BG-L/BGH-L (FOR TSOP, CSP)
1 INTRODUCTION
This datasheet contains LH28F800BG-L/BGH-L
specifications. Section 1 provides a flash memory
overview. Sections 2, 3, 4 and 5 describe the
memory organization and functionality. Section 6
covers electrical specifications. LH28F800BG-L/
BGH-L flash memories documentation also includes
ordering information which is referenced in
Section 7.
But, 5 V V
CC
provides the highest read
performance. V
PP
at 2.7 V, 3.3 V and 5 V
eliminates the need for a separate 12 V converter,
while V
PP =
12 V maximizes block erase and word
write performance. In addition to flexible erase and
program voltages, the dedicated V
PP
pin gives
complete data protection when V
PP
≤
V
PPLK
.
Table 1 V
CC
and V
PP
Voltage Combinations
Offered by SmartVoltage Technology
V
CC
VOLTAGE
2.7 V
3.3 V
5V
V
PP
VOLTAGE
2.7 V, 3.3 V, 5 V, 12 V
3.3 V, 5 V, 12 V
5 V, 12 V
1.1
New Features
Key enhancements of LH28F800BG-L/BGH-L
SmartVoltage flash memories are :
• SmartVoltage Technology
• Enhanced Suspend Capabilities
• Boot Block Architecture
Note following important differences :
• V
PPLK
has been lowered to 1.5 V to support
2.7 V, 3.3 V and 5 V block erase and word
write operations. Designs that switch V
PP
off
during read operations should make sure that
the V
PP
voltage transitions to GND.
• To take advantage of SmartVoltage technology,
allow V
PP
connection to 2.7 V, 3.3 V or 5 V.
Internal V
CC
and V
PP
detection circuitry auto-
matically configures the device for optimized read
and write operations.
A Command User Interface (CUI) serves as the
interface between the system processor and
internal operation of the device. A valid command
sequence written to the CUI initiates device
automation. An internal Write State Machine (WSM)
automatically executes the algorithms and timings
necessary for block erase and word write
operations.
A block erase operation erases one of the device’s
32 k-word blocks typically within 0.39 second (5 V
V
CC
, 12 V V
PP
), 4 k-word blocks typically within
0.25 second (5 V V
CC
, 12 V V
PP
) independent of
other blocks. Each block can be independently
erased 100 000 times. Block erase suspend mode
allows system software to suspend block erase to
read data from, or write data to any other block.
Writing memory data is performed in word
increments of the device’s 32 k-word blocks
typically within 8.4 µs (5 V V
CC
, 12 V V
PP
), 4 k-
word blocks typically within 17 µs (5 V V
CC
, 12 V
V
PP
). Word write suspend mode enables the
1.2
Product Overview
The LH28F800BG-L/BGH-L are high-performance
8 M-bit SmartVoltage flash memories organized as
512 k-word of 16 bits. The 512 k-word of data is
arranged in two 4 k-word boot blocks, six 4 k-word
parameter blocks and fifteen 32 k-word main blocks
[font=Tahoma, Helvetica, SimSun, sans-serif][size=14px] I believe that most electronics enthusiasts have an impression of the 34401 table meter. From HP to Agilent products, it has been passed down fo...
I need to split a string, but I can't find a good way. For example: cstring FullName = "Storage Card\\media\\test.mp3"; cstring strDir = ""; cstring strName = ""; My ultimate goal is strDir = "Storage...
Has anyone compared the power consumption of MSP430 and Cortex-M3 in detail? Various aspects, such as operating frequency, power consumption in various modes, measured data, influence of compiler, etc...
When the switch is not pressed, the capacitor is charged and the REST terminal is high. When pressed, the capacitor slowly charges, the REST voltage is pulled down, and the low level is reset. The fun...
The hardware circuit principle is shown in Figure 1. In the specific design, each part should consider the anti-interference problem to minimize the impact of interference on the performance of the...[Details]
As the whole equipment is becoming increasingly miniaturized and power-saving, low-dropout linear regulators (LDOs) with low power consumption are becoming the mainstream in the market for linear regu...[Details]
Demand Analysis
In an era of rapid information development, the process of electronicization of the financial system has also been greatly accelerated. As a platform that provides services 24 ...[Details]
In a Class D audio power amplifier, the preamplifier is a relatively important module. It is located at the front of the entire topology and completes the processing of the input signal source,...[Details]
With the continuous emergence of new technologies and the increasing complexity of DSP real-time systems, there are more and more different types of external devices. Writing drivers for these exte...[Details]
Most
embedded
systems are powered from a 48V backplane. This voltage is typically stepped down to a lower intermediate bus voltage of 24V, 12V, or 5V to power the circuit board racks withi...[Details]
A financial analyst pointed out that the signal reception problems of Apple's 3G iPhone may be caused by some defective chips.
Richard Windsor, an analyst at Nomura Securities, said in a resea...[Details]
1 Introduction
Intelligent software agents are software programs that can perform specific tasks for users, have a certain degree of intelligence, can autonomously perform some tasks, and ...[Details]
Abstract:
Under high dynamic conditions, combined with GEC's twelve-channel correlator GP2021, this paper discusses the structural design of GPS receivers and the key technologies inv...[Details]
Abstract: This paper introduces the controller, interface, display principle and driving method of the handheld computer LCD display based on the SA1110 microprocessor. Combined with the HPC projec...[Details]
Automatic target recognition (ATR) algorithms usually include algorithms for automatically detecting, tracking, identifying, and selecting attack points for targets. The complexity of the battlefi...[Details]
Novaled, a German company, has successfully developed p-type and n-type field effect transistors based on a single-layer pentacene semiconductor layer by using its own p-type and n-type dopants. This ...[Details]
Preface
In the application of PLL, DLL and CDR circuits, people generally require the output clock signal to have a 50% duty cycle so that data can be sampled at both the rising and fallin...[Details]
Abstract: In many SCART applications, due to the complex signal switching requirements, dedicated ICs are usually used to implement SCART connections. This will bring cost pressure to single SCART ...[Details]
Integrated technical exchanges
京公网安备 11010802033920号
EEWORLD
