EEWORLDEEWORLDEEWORLD

Part Number

Search

D10A000T20300FT-G

Description
Parallel - Fundamental Quartz Crystal, 10MHz Nom, HC-49/U, 3 PIN
CategoryPassive components    Crystal/resonator   
File Size698KB,3 Pages
ManufacturerDB Lectro Inc
Environmental Compliance  
Download Datasheet Parametric View All

D10A000T20300FT-G Overview

Parallel - Fundamental Quartz Crystal, 10MHz Nom, HC-49/U, 3 PIN

D10A000T20300FT-G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1390468815
package instructionHC-49/U, 3 PIN
Reach Compliance Codeunknown
Other featuresAT-CUT; TR
Ageing3 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.0005%
frequency tolerance30 ppm
load capacitance20 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency10 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL11.05XB4.65XH13.46 (mm)/L0.435XB0.183XH0.53 (inch)
Series resistance20 Ω
surface mountNO
QUARTZ CRYSTAL
Holder Code A, RESISTANCE WELDED HC-49/U PACKAGE
FEATURE
Height 13.46mm
A resistance weld completely sealed type
The tight frequency stability
Copes with high density mounting and is the optimum for
mass production
Lead Free & RoHS Compliant
ELECTRICAL SPECIFICATIONS
Nominal frequency:
Oscillation mode:
Operating temperature range
Storage temperature range
Frequency tolerance:
Frequency stability
Load capacitance:
Equivalent series resistance
Parallel capacitance(Co):
Drive level
Insulation resistance:
1.8432MHz to 150.000MHz
See below table
-20℃--+70℃ (Typical), -10℃ ~ +60℃,
-40℃ ~ +85℃, or specify
-40℃--+85℃
±30PPM
at 25±2℃ (Typical), or specify
±50PPM
over -20~70℃ (Typical), or specify
16pF, 18pF, 20pF, 30pF, series, or specify
See below table
7PF Max
100 µW Typical
More than 500MΩ AT DC100V
EQUIVALENT SERIES RESISTANCE(ESR) AND OSCILLATION MODE
Frequency Range
1.843MHz~1.999MHz
2.000MHz~2.399MHz
2.400MHz~2.999MHz
3.000MHz~3.199MHz
3.200MHz~3.499M
Hz
3.500MHz~3.899MHz
3.900MHz~4.099MHz
4.100MHz~5.999MHz
E.S.R
(
Ω)
350Max
300Max
200Max
150Max
100Max
90Max
70Max
60Max
Mode
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Frequency Range
6.000MHz~6.999MHz
7.000MHz~9.999MHz
10.000MHz~12.999MHz
13.000MHz~30.000MHz
24.000MHz~29.999MHz
30.000MHz~65.000MHz
60.000MHz~99.999MHz
100.000MHz~150.000MH
z
E.S.R
(
Ω)
50Max
30Max
20Max
20Max
50Max
40Max
90Max
60Max
Mode
Fundamental/
AT
Fundamental/
AT
Fundamental/
AT
Fundamental/
AT
Third
Overtone
Third
Overtone
Third
Overtone
Fundamental/
AT
DB Lectro Inc. 3755 Place Java, Suite 140, Brossard, Québec, J4Y 0E4, Canada - T: 1-450-444-1424 / F: 1-450-444-4714 / www.dblectro.com
CCS5.5 cannot debug the chip and is stuck at launch
Background: I used to be able to use ccs5.5, but then I downloaded ccs7.4. When I opened the workspace of ccs5.5, it prompted that I had opened a lower version of the workspace. I went in directly and...
Aguilera DSP and ARM Processors
Differential Signal
Please experts explain the relevant knowledge about differential signals, common mode signals and impedance matching....
zhonghuadianzie PCB Design
Home height measuring instrument
[i=s]This post was last edited by waizon on 2015-11-27 10:15[/i] The operation is very simple. First put the object at a certain height, then press the button to initialize. The current height will be...
waizon Renesas Electronics MCUs
Problems with SMD ceramic capacitors
Hello everyone, I recently produced a batch of products using Samsung's 4.7uF and 1uF 0603 ceramic capacitors. After power-on and aging, these products all showed bad phenomena. Measurements showed th...
liukai007 Power technology
Self-propelled robot obstacle avoidance
Self-propelled robot obstacle avoidance...
maker Robotics Development
What means can ensure that the data provided by the FPGA external chip enters the FPGA accurately?
What methods are usually used to ensure that the data provided by the FPGA external chip (such as the AD chip, when reading data from the memory) enters the FPGA accurately? eeworldpostqq...
通通 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1770  1567  2043  486  1568  36  32  42  10  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号