531FA200M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FA200M000BGR

531FA200M000BGR: DescriptionLVDS Output Clock Oscillator, 200MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA200M000BGR Overview

LVDS Output Clock Oscillator, 200MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA200M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	200 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

8255 digital tube display circuit diagram

Two-way touch switch (2)

Level converter composed of IC

Potted flower water shortage indicator

810 computer motherboard circuit diagram_22

Computer motherboard circuit diagram 815 4_18

How to read the serial number of an SD card: What function can be used to read the serial number of the SD card?...; johnners Embedded System

What are some issues in the three-way handshake at the TCP layer?: Question 1: Step 1, the client sends a SYN, Step 2, the server replies with a SYN+ACK, Step 3, the client sends an ACK, seq_no=07CC50EA, ack_no=78BEEA98. The three-way handshake is now complete. Next,...; ppm009 Embedded System

How to view MSP430 technical data: [p=null, 2, left][backcolor=rgb(247, 247, 247)][font=宋体][size=3][color=#000]TI MSP430 English documents can be roughly divided into two categories: [/color][/size][/font][font=宋体][size=4][color=#ff000...; tiankai001 Microcontroller MCU

How to view the status of GPIO ports during CCS5.5 debugging: There is no column for viewing GPIO registers in the VIEW menu in CCS5.5, but considering that the status of the 32 ports of GPIOx are all in GPxDAT, the value of GPxDAT can be viewed in the memory vi...; Jacktang DSP and ARM Processors

Send a real-time broadcast link of the space station: mms://a1709.l1856953708.c18569.g.lm.akamaistream.net/D/1709/18569/v0001/reflector:53708...; zhdphao Talking

Altium Designer 18.0 (AD18) Chinese Cracked Version (with crack files and installation tutorial): [i=s]This post was last edited by lformatd on 2018-1-16 01:42[/i] [align=left][b]Altium Designer 18 (AD18)[/b] is a new generation of PCB design software. This version includes a series of improvement...; lformatd PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components