EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

C1210H369D4GAL

Description
Ceramic Capacitor, Multilayer, Ceramic, 16V, 13.89% +Tol, 13.89% -Tol, C0G, 30ppm/Cel TC, 0.0000036uF, Surface Mount, 1210, CHIP
CategoryPassive components    capacitor   
File Size1MB,23 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

C1210H369D4GAL Overview

Ceramic Capacitor, Multilayer, Ceramic, 16V, 13.89% +Tol, 13.89% -Tol, C0G, 30ppm/Cel TC, 0.0000036uF, Surface Mount, 1210, CHIP

C1210H369D4GAL Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1677115021
package instruction, 1210
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL6.9
capacitance0.0000036 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.78 mm
length3.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance13.8889%
Number of terminals2
Maximum operating temperature200 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED PLASTIC, 7 INCH
positive tolerance13.8889%
Rated (DC) voltage (URdc)16 V
size code1210
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn95Pb5) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width2.5 mm
How to save memory without reducing the size of NK image and without multi-bin?
First, our current nandflash driver cannot complete multi-bin, so we cannot use this method to expand the available memory. Second, I don't want to cut the NK image too much, and the image currently t...
qianrj Embedded System
What is a microcontroller?
Thank you...
123654 Embedded System
Hew download error
I have a question for everyone. I used hew to compile the R5F64112 microcontroller, and the debugger reported the following error when downloading: not enough memory. I don’t know where I should set i...
renesasfans Renesas Electronics MCUs
Explanation of commonly used codes in electrical design and construction drawings~~
Commonly used line laying methods in electrical design and construction drawings: SR: Laying along steel wire ducts BE: Laying along or across roof trusses CLE: Laying along columns or across columns ...
火龙果 Industrial Control Electronics
CMOS and TTL
1.TTL level: output high level2.4V, output low level0.4V. At room temperature, the general output high level is 3.5V, and the output low level is 0.2V. Minimum input high level and low level: input hi...
babyjiejie Power technology
How to set the fuse position of mega16 when downloading avr fighter
I use avr fighter to download the program using mega16. If I use an external crystal oscillator 8M 12M 16M, how do I set the fuse position? The initial download tool is as shown in the figure:...
yangzechi Microchip MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 964  589  2527  2500  323  20  12  51  7  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号