EEWORLDEEWORLDEEWORLD

Part Number

Search

YTW-07-01-G-6-250-215

Description
Board Stacking Connector, 42 Contact(s), 6 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size1MB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance  
Download Datasheet Parametric View All

YTW-07-01-G-6-250-215 Overview

Board Stacking Connector, 42 Contact(s), 6 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT

YTW-07-01-G-6-250-215 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid2094385078
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
YTEOL8.55
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (20) OVER NICKEL
Contact completed and terminatedGOLD OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberYTW
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded6
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typeSOLDER
Total number of contacts42
F-211-1 SUPPLEMENT
YTW–26–02–T–5–250–050
(2,00mm) .0787"
TM
YTW–20–03–G–Q–400–085
YTW–12–10–S–6–300–215
YTW SERIES
HIGH DENSITY BOARD STACKER
SPECIFICATIONS
For complete specifications
see www.samtec.com?YTW
Insulator Material:
Black Liquid Crystal
Polymer
Terminal Material:
Phosphor Bronze
Current Rating:
3A @ 80°C ambient
Operating Temp Range:
-55°C to +105°C with Tin;
-55°C to +125°C with Gold
Plating:
Sn or Au over 50µ" (1,27µm) Ni
RoHS Compliant:
Yes
Lead–Free Solderable:
Wave only.
Mates with:
YTQ, YTS, YTE
ALSO AVAILABLE
– F
Paste In Hole (PIH) processing.
Contact Samtec ASP Group.
Choice of 4, 5 or 6 row
(2,00mm)
.0787" pitch
B o a rd
Stacking
SO CK ET
PR OF ILE
OV ER AL L PO ST
T/H
PIN
(O AL )
OV ER AL L
SM T
PIN
(O AL )
BO AR D
SP AC E
STA CK ER
HE IG HT
Note:
This Series is non-standard,
non-returnable.
YTW
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
below.
PLATING
OPTION
ROW
OPTION
STACKER
HEIGHT
TAIL
SPEC
–G
= 20µ" (0,51µm)
Gold contact area,
Gold flash on tail
–Q
= Four
Row
02 thru 50
TA IL
–“XXX”
= Stacker
Height
In inches
(0,13mm) .005"
increments
Example: –250
= (6,35mm)
.250"
–S
= 30µ" (0,76µm)
Gold contact area,
Tin on tail
(Style –01 &
–02 not available)
–5
= Five
Row
Also Available
2mm Shunt
See 2SN Series.
No. of
rows
x
(2,00)
.0787
06
300
–6
= Six
Row
–L
= 10µ" (0,25µm)
Gold contact area,
Tin on tail
LEAD
STYLE
–“XXX”
OAL
(8,20) .323
(9,60) .377
(13,60) .535
(14,10) .555
(15,10) .594
(17,10) .673
(19,10) .751
(11,60) .456
(15,60) .614
(10,08) .397
Low Profile
See YTT &
TMM Series.
–T
= Tin
01
295
Right Angle
Four Row
See TMM Series.
(2,00)
.0787
TYP
POST
No. of positions x (2,00) .0787
(0,51) .020 SQ
(1,27)
.050 MIN
Shrouded
Four Row
Vertical &
Right Angle
See TMMS Series.
(2,00)
.0787
STACKER
HEIGHT
See
OAL
Chart
(0,00) .000 MIN
(2,00) .0787
–01
–02
–03
–04
–05
–06
–07
–09
–10
–11
= Tail Length
In inches
(0,13mm) .005"
increments
Example: -150
= (3,81mm) .150"
–“XXX”
= Polarized Position
ROW OPTION
STACKER HEIGHT
(3,05) .120 MIN
(4,06) .160 MIN
TAIL
–Q
–5 & –6
WWW.SAMTEC.COM
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2123  805  882  1787  126  43  17  18  36  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号