EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3DV85EC-0040CDI8

Description
IC osc vcxo dual freq 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size169KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

8N3DV85EC-0040CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3DV85EC-0040CDI8 - - View Buy Now

8N3DV85EC-0040CDI8 Overview

IC osc vcxo dual freq 6-clcc

8N3DV85EC-0040CDI8 Parametric

Parameter NameAttribute value
Datasheets
IDT8N3DV85
FemtoClock®
NG Ordering Guide
PCN Assembly/Origi
Passivation Thickness 12/Sep/2013
Standard Package1,000
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTape & Reel (TR)
TypeVCXO
Cou-
Frequency622.08MHz, 669.3266MHz
Voltage - Supply3.135 V ~ 3.465 V
Current - Supply130mA
Operating Temperature-40°C ~ 85°C
Package / Case6-CLCC
Supplier Device Package6-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N3DV85EC-0040CDI8IDT8N3DV85EC-0040CDI8-ND
LVPECL Dual-Frequency
Programmable VCXO
General Description
The IDT8N3DV85 is a LVPECL Dual-Frequency Programmable
VCXO with very flexible frequency and pull-range programming
capabilities. The device uses IDT’s fourth generation FemtoClock
®
NG technology for an optimum of high clock frequency and low
phase noise performance. The device accepts 2.5V or 3.3V supply
and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm
x 7mm x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure, telecommuni-
cation and networking end equipment requirements.
IDT8N3DV85
DATASHEET
Features
Fourth Generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Two factory-programmed output frequencies
VCO frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
VCXO pull range programmable from typical ±12.5 to ±787.5ppm
One 2.5V or 3.3V LVPECL clock output
FSEL control input for frequency selection, LVCMOS/LVTTL
compatible
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):0.46ps (typical)
RMS phase jitter @ 622.08MHz (50kHz - 80MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
VC
1
2
3
6
5
4
V
CC
nQ
Q
÷N
Q
nQ
FSEL
V
EE
÷MINT,
MFRAC
9
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
IDT8N3DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
FSEL
IDT8N3DV85CCD REVISION A OCTOBER 30, 2013
1
©2013 Integrated Device Technology, Inc.
tiny6410 replaces 2416 development board
tiny6410 replaces 2416 development board Requirements: Detailed development materials. Mainly Linux development. Contact Details: QQ: 307799870...
sblpp Buy&Sell
51 single chip microcomputer
51 single chip microcomputer...
DUANCANXUE 51mcu
BINFS cannot be mounted
先贴出一段我的debug模式下的打印信息 4294767296 PID:3829682 TID:382965a 0x83829470: FS: initializing ROM/RAM file system 4294767296 PID:3829682 TID:382965a 0x83829470: SC_CreateAPIHandle: pvData == NULL 4294767296 PI...
hanny Embedded System
12 Effective Ways to Reduce Power Consumption Using Integrated Analog-to-Digital Converter Functionality
[align=left][color=#000]In the process of reducing the power consumption of your design, are you taking full advantage of the full capabilities of the integrated analog-to-digital converter (ADC) in t...
maylove Microcontroller MCU
When using NiosII/e or NiosII/s, the system runs normally; but when changing to NiosII/f, the system cannot run normally. Why?
I have a question about FPGA , experts please help me, thanks in advance!I am using DE0 development board, quartrsII 8.1, NiosII8.1. The system built in SOPC includes the following components: NiosII,...
eeleader FPGA/CPLD
How audio processing algorithms improve the sound quality of small speakers
[align=left][color=#000]Modern smartphones are sleek and powerful, and while the size of the phone varies, a state-of-the-art device packs a lot of features into a package that's about 110 x 60 x 15mm...
maylove Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 775  2491  2002  1114  1331  16  51  41  23  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号