EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3DV85AC-0085CDI8

Description
IC osc vcxo dual freq 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size169KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

8N3DV85AC-0085CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3DV85AC-0085CDI8 - - View Buy Now

8N3DV85AC-0085CDI8 Overview

IC osc vcxo dual freq 6-clcc

8N3DV85AC-0085CDI8 Parametric

Parameter NameAttribute value
Datasheets
IDT8N3DV85
FemtoClock®
NG Ordering Guide
PCN Assembly/Origi
Passivation Thickness 12/Sep/2013
Standard Package1,000
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTape & Reel (TR)
TypeVCXO
Cou-
Frequency160MHz, 160MHz
Voltage - Supply3.135 V ~ 3.465 V
Current - Supply130mA
Operating Temperature-40°C ~ 85°C
Package / Case6-CLCC
Supplier Device Package6-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N3DV85AC-0085CDI8IDT8N3DV85AC-0085CDI8-ND
LVPECL Dual-Frequency
Programmable VCXO
General Description
The IDT8N3DV85 is a LVPECL Dual-Frequency Programmable
VCXO with very flexible frequency and pull-range programming
capabilities. The device uses IDT’s fourth generation FemtoClock
®
NG technology for an optimum of high clock frequency and low
phase noise performance. The device accepts 2.5V or 3.3V supply
and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm
x 7mm x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure, telecommuni-
cation and networking end equipment requirements.
IDT8N3DV85
DATASHEET
Features
Fourth Generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Two factory-programmed output frequencies
VCO frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
VCXO pull range programmable from typical ±12.5 to ±787.5ppm
One 2.5V or 3.3V LVPECL clock output
FSEL control input for frequency selection, LVCMOS/LVTTL
compatible
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):0.46ps (typical)
RMS phase jitter @ 622.08MHz (50kHz - 80MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
VC
1
2
3
6
5
4
V
CC
nQ
Q
÷N
Q
nQ
FSEL
V
EE
÷MINT,
MFRAC
9
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
IDT8N3DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
FSEL
IDT8N3DV85CCD REVISION A OCTOBER 30, 2013
1
©2013 Integrated Device Technology, Inc.
Frost has fallen~
【Today · Frost Descent】--- "Frost Descent is one of the 24 solar terms. It means that the weather is getting colder and the first frost appears. It is the last solar term in autumn and also means that...
okhxyyo Talking
Help - Serial port debugging of SDRAM reading and writing based on FPGA
I want to ask, I debugged SDRAM according to the program of privileged classmate, and many F7 and FF appeared when the serial port received data, can you help? ? ?...
haihu608 FPGA/CPLD
281x DSP does not require an emulator, serial port flash programming method
Considering the many working people who cannot afford the simulator! Here is a method to download flash to 281x using PC RS232: Step 1: Install CCS2.2 or higher to ensure that your source code can be ...
fish001 DSP and ARM Processors
Brothers and sisters in the forum, do you all take a nap at noon?
As the title says --- I feel sleepy in spring, tired in autumn , and nap in summer. It seems that I spend all four seasons in a drowsy state. Being in a bad mood is definitely not conducive to work or...
liuceone Talking
Does Xilinx SDK need to be connected to a development board for debugging software applications?
As the title says, does Xilinx SDK need to be connected to a development board to debug software applications? Can it be debugged and the final bitstream file generated without a development board lik...
441307320 FPGA/CPLD
Does anyone have the CD information for this development board?
I found an ARM9 SBC2410X development board left by my senior in the lab a few years ago. It has all the hardware, including a display and JTAG line, but there is no supporting documentation. I am curr...
koanzhongxue ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2320  1067  1309  17  2344  47  22  27  1  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号