EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3DV85AC-0100CDI8

Description
IC osc vcxo dual freq 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size169KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

8N3DV85AC-0100CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3DV85AC-0100CDI8 - - View Buy Now

8N3DV85AC-0100CDI8 Overview

IC osc vcxo dual freq 6-clcc

8N3DV85AC-0100CDI8 Parametric

Parameter NameAttribute value
Datasheets
IDT8N3DV85
FemtoClock®
NG Ordering Guide
PCN Assembly/Origi
Passivation Thickness 12/Sep/2013
Standard Package1,000
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTape & Reel (TR)
TypeVCXO
Cou-
Frequency100MHz, 195.3125MHz
Voltage - Supply3.135 V ~ 3.465 V
Current - Supply130mA
Operating Temperature-40°C ~ 85°C
Package / Case6-CLCC
Supplier Device Package6-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N3DV85AC-0100CDI8IDT8N3DV85AC-0100CDI8-ND
LVPECL Dual-Frequency
Programmable VCXO
General Description
The IDT8N3DV85 is a LVPECL Dual-Frequency Programmable
VCXO with very flexible frequency and pull-range programming
capabilities. The device uses IDT’s fourth generation FemtoClock
®
NG technology for an optimum of high clock frequency and low
phase noise performance. The device accepts 2.5V or 3.3V supply
and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm
x 7mm x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure, telecommuni-
cation and networking end equipment requirements.
IDT8N3DV85
DATASHEET
Features
Fourth Generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Two factory-programmed output frequencies
VCO frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
VCXO pull range programmable from typical ±12.5 to ±787.5ppm
One 2.5V or 3.3V LVPECL clock output
FSEL control input for frequency selection, LVCMOS/LVTTL
compatible
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):0.46ps (typical)
RMS phase jitter @ 622.08MHz (50kHz - 80MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
VC
1
2
3
6
5
4
V
CC
nQ
Q
÷N
Q
nQ
FSEL
V
EE
÷MINT,
MFRAC
9
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
IDT8N3DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
FSEL
IDT8N3DV85CCD REVISION A OCTOBER 30, 2013
1
©2013 Integrated Device Technology, Inc.
The entrepreneurial life of a distributor boss
Although we cannot change the system, nor can we necessarily change others, we can change ourselves, because no one can stop us from making progress. If we fail or get frustrated, we can only blame ou...
eeleader Talking about work
Using mind maps to learn AVR microcontrollers
[url=http://cache.ourdev.cn/bbs_upload800938/files_24/ourdev_523965.gif][/url][img]http://cache.ourdev.cn/bbs_upload800938/files_24/ourdev_523965.gif[/img]...
fjjwwb123456 Embedded System
Help with the design of series DC regulated power supply
[i=s]This post was last edited by paulhyde on 2014-9-15 09:42[/i] 1. Design of series DC regulated power supply Design requirements (1) Output DC voltage, continuously adjustable (3V~12V); (2) Output ...
clj2811 Electronics Design Contest
How to open ccs3.3 with ccs6.0
asm2000.exe experienced a segmentation fault while processing section .text file .. What should I do if this error occurs: Sad:...
柏兮落落 DSP and ARM Processors
Altera announced today that Audi's advanced driver assistance system (ADAS) has selected its SoC for mass production.
Altera Corporation (NASDAQ: ALTR) today announced that Audi has selected its SoC field-programmable gate array (FPGA) for mass production of its advanced driver assistance system (ADAS). Audi, a leade...
lelee007 FPGA/CPLD
S3C2410A 65x45mm core board circuit diagram
I drew it myself. If you need a PCB, please contact me. [[i] This post was last edited by Qingye Piaoling on 2009-3-21 22:36[/i]]...
青叶漂零 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 936  111  1986  2408  1012  19  3  40  49  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号