5962F9672101VXX datasheet, PDF

Datasheet> All Categories > logic> logic> 5962F9672101VXX

5962F9672101VXX: DescriptionACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDIP28, CERAMIC, DIP-28; Categorylogic logic; File Size490KB，4 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

5962F9672101VXX Overview

ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDIP28, CERAMIC, DIP-28

5962F9672101VXX Parametric

Parameter Name	Attribute value
Parts packaging code	DIP
package instruction	DIP,
Contacts	28
Reach Compliance Code	unknow
series	ACT
JESD-30 code	R-CDIP-T28
Logic integrated circuit type	ERROR DETECTION AND CORRECTION CIRCUIT
Number of digits	16
Number of functions	1
Number of terminals	28
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	37 ns
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class V
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal location	DUAL
total dose	300k Rad(Si) V
Base Number Matches	1

Preview

Download Datasheet

View All

ACTS630MS

January 1996

Radiation Hardened EDAC

(Error Detection and Correction)

Pinouts

28 PIN CERAMIC DUAL-IN-LINE, MIL-STD-1835

DESIGNATOR CDIP-T28, LEAD FINISH C

TOP VIEW

DEF 1

DB0 2

DB1 3

DB2 4

28 VCC

27 SEF

26 S1

25 S0

24 CB0

23 CB1

22 CB2

21 CB3

20 CB4

19 CB5

18 DB15

17 DB14

16 DB13

15 DB12

Features

• Devices QML Qualiﬁed in Accordance with MIL-PRF-38535

• Detailed Electrical and Screening Requirements are Contained in

SMD# 5962-96721 and Intersil’s QM Plan

• 1.25 Micron Radiation Hardened SOS CMOS

• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)

• Single Event Upset (SEU) Immunity: <1 x 10

(Typ)

-10

Errors/Bit/Day

MEV-cm

/mg

• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100

DB3 5

DB4 6

DB5 7

DB6 8

DB7 9

DB8 10

DB9 11

DB10 12

DB11 13

GND 14

• Dose Rate Upset . . . . . . . . . . . . . . . . >10

RAD (Si)/s, 20ns Pulse

• Dose Rate Survivability . . . . . . . . . . . >10

RAD (Si)/s, 20ns Pulse

• Latch-Up Free Under Any Conditions

• Military Temperature Range . . . . . . . . . . . . . . . . . . -55

C to +125

• Signiﬁcant Power Reduction Compared to ALSTTL Logic

• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V

• Input Logic Levels

- VIL = 0.8V Max

- VIH = VCC/2 Min

• Input Current

≤

1µA at VOL, VOH

• Fast Propagation Delay . . . . . . . . . . . . . . . . 37ns (Max), 24ns (Typ)

Description

The Intersil ACTS630MS is a Radiation Hardened 16-bit parallel error

detection and correction circuit. It uses a modiﬁed Hamming code to

generate a 6-bit check word from each 16-bit data word. The check word

is stored with the data word during a memory write cycle; during a

memory read cycle a 22-bit word is taken form memory and checked for

errors. Single bit errors in the data words are ﬂagged and corrected. Sin-

gle bit errors in check words are ﬂagged but not corrected. The position

of the incorrect bit is pinpointed, in both cases, by the 6-bit error

syndrome code which is output during the error correction cycle.

The ACTS630MS utilizes advanced CMOS/SOS technology to achieve

high-speed operation. This device is a member of a radiation hardened,

high-speed, CMOS/SOS Logic Family.

The ACTS630MS is supplied in a 28 lead Ceramic Flatpack (K sufﬁx) or

a 28 Lead Ceramic Dual-In-Line Package (D sufﬁx).

28 PIN CERAMIC FLATPACK, MIL-STD-1835

DESIGNATOR CDFP3-F28, LEAD FINISH C

TOP VIEW

DEF

DB0

DB1

DB2

DB3

DB4

DB5

DB6

DB7

DB8

DB9

DB10

DB11

GND

VCC

SEF

CB0

CB1

CB2

CB3

CB4

CB5

DB15

DB14

DB13

DB12

Ordering Information

PART NUMBER

5962F9672101VXC

5962F9672101VYC

ACTS630D/Sample

ACTS630K/Sample

ACTS630HMSR

TEMPERATURE RANGE

-55

C to +125

-55

C to +125

SCREENING LEVEL

MIL-PRF-38535 Class V

Sample

Die

PACKAGE

28 Lead SBDIP

28 Lead Ceramic Flatpack

28 Lead SBDIP

28 Lead Ceramic Flatpack

Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

http://www.intersil.com or 407-727-9207

Intersil Corporation 1999

Spec Number

File Number

518786

3204.1

5962F9672101VXX Related Products

	5962F9672101VXX	5962F9672101VYX
Description	ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDIP28, CERAMIC, DIP-28	ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDFP28
Parts packaging code	DIP	DFP
package instruction	DIP,	DFP,
Contacts	28	28
Reach Compliance Code	unknow	unknown
series	ACT	ACT
JESD-30 code	R-CDIP-T28	R-CDFP-F28
Logic integrated circuit type	ERROR DETECTION AND CORRECTION CIRCUIT	ERROR DETECTION AND CORRECTION CIRCUIT
Number of digits	16	16
Number of functions	1	1
Number of terminals	28	28
Maximum operating temperature	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C
Output characteristics	3-STATE	3-STATE
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP	DFP
Package shape	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK
propagation delay (tpd)	37 ns	37 ns
Certification status	Not Qualified	Not Qualified
Filter level	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	NO	YES
technology	CMOS	CMOS
Temperature level	MILITARY	MILITARY
Terminal form	THROUGH-HOLE	FLAT
Terminal location	DUAL	DUAL
total dose	300k Rad(Si) V	300k Rad(Si) V
Base Number Matches	1	1

Recommended Resources

Single-phase motor thyristor stepless speed regulation circuit 2

Automatic referee land battle chess circuit

Two-speed motor control circuit

Amplitude stabilized RC phase-shifted oscillator circuit diagram

555 sound and light dual control delay lighting energy-saving lamp circuit (3)

845E computer motherboard circuit diagram_01

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components