EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT3807AQI8

Description
IC clk buffer 1:10 100mhz 20qsop
Categorysemiconductor    Analog mixed-signal IC   
File Size77KB,8 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT74FCT3807AQI8 Overview

IC clk buffer 1:10 100mhz 20qsop

IDT74FCT3807AQI8 Parametric

Parameter NameAttribute value
Datasheets
IDT74FCT3807(A)
PCN Obsolescence/ EOL
Multiple Devices 13/May/2009
Standard Package3,000
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Clock Buffers, Drivers
PackagingTape & Reel (TR)
TypeFanout Buffer (Distribution)
Number of Circuits1
Ratio - InpuOutpu
Differential - InpuOutpu
InpuLVTTL
OutpuCMOS, TTL
Frequency - Max100MHz
Voltage - Supply3 V ~ 3.6 V
Operating Temperature-40°C ~ 85°C
Mounting TypeSurface Mou
Package / Case20-SSOP (0.154", 3.90mm Width)
Supplier Device Package20-QSOP
Other Names74FCT3807AQI8
IDT74FCT3807/A
3.3V CMOS 1-TO-10 CLOCK DRIVER
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
3.3V CMOS
1-TO-10 CLOCK DRIVER
IDT74FCT3807/A
FEATURES:
DESCRIPTION:
0.5 MICRON CMOS Technology
Guaranteed low skew < 350ps (max.)
Very low duty cycle distortion < 350ps (max.)
High speed: propagation delay < 3ns (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
1:10 fanout
Maximum output rise and fall time < 1.5ns (max.)
Low input capacitance: 4.5pF typical
V
CC
= 3.3V ± 0.3V
Inputs can be driven from 3.3V or 5V components
Available in SSOP, SOIC, and QSOP packages
The FCT3807/A 3.3V clock driver is built using advanced dual metal CMOS
technology. This low skew clock driver offers 1:10 fanout. The large fanout from
a single input reduces loading on the preceding driver and provides an efficient
clock distribution network. The FCT3807/A offers low capacitance inputs with
hysteresis for improved noise margins. Multiple power and grounds reduce
noise. Typical applications are clock and signal distribution.
NOTE: EOL for non-green parts to occur on 5/13/10 per
PDN U-09-01
FUNCTIONAL BLOCK DIAGRAM
O
1
PIN CONFIGURATION
IN
O
2
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
O
10
O
9
GND
O
8
V
CC
O
7
GND
O
6
O
5
GND
O
1
O
3
V
CC
O
2
O
4
GND
O
3
O
5
IN
O
6
V
CC
O
4
GND
O
7
SOIC/ SSOP/ QSOP
TOP VIEW
O
8
O
9
O
10
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
1
c
2001 Integrated Device Technology, Inc.
DECEMBER 2009
DSC-4647/5

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2711  1852  1710  1321  1493  55  38  35  27  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号