8N4Q001FG-0139CDI datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N4Q001FG-0139CDI

8N4Q001FG-0139CDI: DescriptionIC osc clock QD freq 10clcc; Categorysemiconductor Analog mixed-signal IC; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N4Q001FG-0139CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001FG-0139CDI	-	-	View	Buy Now

8N4Q001FG-0139CDI Overview

IC osc clock QD freq 10clcc

8N4Q001FG-0139CDI Parametric

Parameter Name	Attribute value
Datasheets
IDT8N4Q001 Rev G
FemtoClock®
NG Ordering Guide
Standard Package	364
Category	Integrated Circuits (ICs)
Family	Clock/Timing - Programmable Timers and Oscillators
Packaging	Tray
Type	Clock Oscill
Cou	-
Frequency	170MHz, 200MHz, 220MHz, 250MHz
Voltage - Supply	2.375 V ~ 2.625 V
Current - Supply	155mA
Operating Temperature	-40°C ~ 85°C
Package / Case	10-CLCC
Supplier Device Package	10-CLCC (7x5)
Mounting Type	Surface Mou
Other Names	IDT8N4Q001FG-0139CDIIDT8N4Q001FG-0139CDI-ND

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

TDA1552Q power amplifier circuit diagram

Undervoltage breaker malfunction circuit

Power monitor circuit

Variable gain constant voltage output circuit

Gain Programmable AC Coupled Differential Amplifier Circuit

Strong light routing

What are the advantages of this form of power amplifier circuit?: As shown in the figure, don't worry about the value of the resistor in the figure. Some irrelevant peripheral circuits are not drawn. The purpose of this circuit is to control the current size of the ...; zpccx Analog electronics

PSpice 9.1 Student Versi Circuit Simulation Software: [b]Download address[/b] [b][url=http://www.studydz.com/download/EDAsheji/PCByuanlitu/2008-08-04/185.html][b]PSpice 9.1 Student Versi Circuit Simulation Software[/b][/url][/b] PSPICE is a general circu...; rui2pan Microchip MCU

【Smart Network Desk Lamp】5. ESP32-S2 uses sntp for network time synchronization: # Past sharing [【2022 Digi-Key Innovation Design Competition】Latest unboxing post](https://bbs.eeworld.com.cn/thread-1212955-1-1.html "【2022 Digi-Key Innovation Design Competition】Latest unboxing post...; hehung DigiKey Technology Zone

Please tell me, what's the point of writing like this?: There is such assembly code in the arm's linux startup code: mov r0, r0 What is the meaning of writing like this? I have never figured it out!...; 岁月留声机 Embedded System

Several situations of ARM abnormal interrupt return: Several situations in which ARM returns from an abnormal interrupt Several situations in which ARM returns from an abnormal interrupt: Important basic knowledge: R15 (PC) always points to the instruct...; 单片机的应用 ARM Technology

Taximeter Full Program Competition: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i]...; dtcxn Electronics Design Contest

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components