EEWORLDEEWORLDEEWORLD

Part Number

Search

MAX3637ETM+T

Description
IC clock generator progr 48tqfn
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,23 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric Compare View All

MAX3637ETM+T Overview

IC clock generator progr 48tqfn

MAX3637ETM+T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
MakerMicrosemi
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
JESD-609 codee3
Humidity sensitivity level1
Peak Reflow Temperature (Celsius)225
technologyCMOS
Terminal surfaceMATTE TIN
Maximum time at peak reflow temperatureNOT SPECIFIED
19-4909; Rev 0; 10/09
Low-Jitter, Wide Frequency Range,
Programmable Clock Generator with 10 Outputs
General Description
The MAX3637 is a highly flexible, precision phase-
locked loop (PLL) clock generator optimized for the next
generation of network equipment that demands low-jitter
clock generation and distribution for robust high-speed
data transmission. The device features subpicosecond
jitter generation, excellent power-supply noise rejection,
and pin-programmable LVDS/LVPECL output interfaces.
The MAX3637 provides nine differential outputs and
one LVCMOS output, divided into three banks. The fre-
quency and output interface of each output bank can be
individually programmed, making this device an ideal
replacement for multiple crystal oscillators and clock dis-
tribution ICs on a system board, saving cost and space.
This 3.3V IC is available in a 7mm x 7mm, 48-pin TQFN
package and operates from -40°C to +85°C.
S
Inputs
TION KIT
EVALUA BLE
AVAILA
Features
Crystal Interface: 18MHz to 33.5MHz
LVCMOS Input: 15MHz to 160MHz
Differential Input: 15MHz to 350MHz
Outputs
LVCMOS Output: Up to 160MHz
LVPECL/LVDS Outputs: Up to 800MHz
Three Individual Output Banks
Pin-Programmable Dividers
Pin-Programmable Output Interface
Wide VCO Tuning Range (3.60GHz to 3.83GHz)
Low Phase Jitter
0.34ps
RMS
(12kHz to 20MHz)
0.14ps
RMS
(1.875MHz to 20MHz)
Excellent Power-Supply Noise Rejection
-40NC to +85NC Operating Temperature Range
+3.3V Supply
MAX3637
S
S
S
S
S
S
S
Applications
Ethernet Switch/Router
Wireless Base Station
Fibre Channel SAN
SONET Line Cards
Ordering Information
PART
MAX3637ETM+
TEMP RANGE
-40NC to +85NC
PIN-PACKAGE
48 TQFN-EP*
Typical Application Circuits and Pin Configuration appear at
end of data sheet.
+Denotes
a lead(Pb)-free/RoHS-compliant package.
*EP
= Exposed pad.
Functional Diagram
LVPECL/LVDS
QA0
QA0
MAX3637
LVPECL/LVDS
QA1
QA1
LVPECL/LVDS
XOUT
XO
XIN
LVCMOS
CIN
PLL, DIVIDERS, MUXES
VCO
LVPECL/LVDS
LVPECL/LVDS
QA2
QA2
QA3
QA3
LVPECL/LVDS
QA4
QA4
QB0
QB0
LVPECL/LVDS
DIN
DIN
LVPECL/LVDS
QB1
QB1
QB2
QB2
LVPECL/LVDS
QC
QC
LVCMOS
QCC
_______________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.

MAX3637ETM+T Related Products

MAX3637ETM+T MAX3637ETM+
Description IC clock generator progr 48tqfn IC pll clock gen LO jitt 48tqfn
Maker Microsemi Microsemi
Reach Compliance Code unknow unknow
ECCN code EAR99 EAR99
technology CMOS BICMOS
Precautions for using C/C++ language to write programs based on TMS320 series DSP
[size=4]1. Without affecting the execution speed, you can use the function library provided by C or C/C++ language, or you can design your own function, which is easier to use the "tailor" to optimize...
Jacktang DSP and ARM Processors
Semiconductor memory card: a new storage medium
In recent years, due to the popularity of MP3 music players, semiconductor memory as a storage medium for audio and video equipment has become dazzling and brilliant. This storage device, which is onl...
fighting FPGA/CPLD
Ask about 4270 differential signal input
Ask an expert:I use a 1mA constant current source through PT100 and 4270 to detect the differential voltage signal. There are two questions:1. F4270 requires the differential signal to be 0-1.2V. Does...
lhzisname Microcontroller MCU
How to use the library files downloaded from Altium Designer 09?
I'm learning this software recently, and I don't know how to add the downloaded library files to the software library. Can an expert help me?...
leofun@enzo PCB Design
Is it possible to use STM32 to output a set of frequency duty cycle 50%, 100~150KHZ
Hello everyone, can I use STM32 to achieve: output a set of frequency duty cycle 50%, 100~150KHZ, adjustable step accuracy to 1Hz, that is, the minimum change can be 1HZ?...
twpma stm32/stm8
Five basic skills for FPGA designers
[align=left][font=Tahoma,][color=#333333]I remember that in the story of Tong Lin, Tong Lin's basic skills were "going around a tree, untying a leather rope", and then he mastered the skills of "follo...
CMika FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 577  2815  2182  2427  1984  12  57  44  49  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号