EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4SV76KC-0151CDI

Description
IC osc vcxo 150mhz 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size348KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

8N4SV76KC-0151CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4SV76KC-0151CDI - - View Buy Now

8N4SV76KC-0151CDI Overview

IC osc vcxo 150mhz 6-clcc

8N4SV76KC-0151CDI Parametric

Parameter NameAttribute value
Datasheets
IDT8N4SV76
FemtoClock®
NG Ordering Guide
PCN Assembly/Origi
Passivation Thickness 12/Sep/2013
Standard Package364
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTray
TypeVCXO
Cou-
Frequency150MHz
Voltage - Supply3.135 V ~ 3.465 V
Current - Supply140mA
Operating Temperature-40°C ~ 85°C
Package / Case6-CLCC
Supplier Device Package6-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N4SV76KC-0151CDIIDT8N4SV76KC-0151CDI-ND
LVDS Frequency-Programmable VCXO
IDT8N4SV76
DATASHEET
Factory Datasheet. Contains Confidential Information. Do not send to customers.
General Description
The IDT8N4SV76 is an LVDS Frequency-Programmable VCXO with
very flexible frequency and pull-range programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory-programmed to any frequency in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The extended temperature range supports wireless infrastructure,
telecommunication and networking end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVDS clock output
Output enable control input, LVCMOS/LVTTL compatible
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.53ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
Pin Assignment
OSC
114.285 MHz
2
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
nOE 2
GND 3
6 V
DD
5 nQ
4 Q
÷MINT,
MFRAC
7
IDT8N4SV76
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
VC
A/D
25
Configuration Register (ROM)
(Frequency, Pull-range, Polarity)
7
nOE
Pulldown
Factory Datasheet. Contains Confidential Information. Do not send to customers.
IDT8N4SV76CCD REVISION B NOVEMBER 20, 2013
1
©2013 Integrated Device Technology, Inc.
42 Chinese wives made a foreigner vomit blood and die
: A foreigner who was learning Chinese vomited blood and died because he saw the synonym list of the word wife that Lao Liu gave him: 1, spouse 2, wife 3, wife 4, madam 5, madam 6 , lover 7, wife 8 , ...
qufuybj Talking
Qorvo Launches New Highly Configurable, Compact PMIC Serving IoT and Space-Constrained Applications
The CT88420 has an input voltage range of 2.7 V to 5.5 V and provides two 4 A and two 2 A buck regulators, as well as two 400 mA LDOs. Regulator 1 and the LDO can be configured as load switches, and r...
btty038 RF/Wirelessly
msp430g2553TACCTL0 cannot enter interrupt
Use launchpad to capture external pulses; TACTL is used as timing clock, and TACCTL0 captures pulses; but the capture interrupt can never be entered. The external pulse is provided by the signal gener...
断桥 Microcontroller MCU
How should I deal with the warnings I encountered during QUARTUS simulation? Please continue to help me~~~~
1.Warning: Can't display state machine states -- register holding state machine bit "|times|t_state.t0" was synthesized away 2.Warning: Ignored node vector in source file. Cannot find corresponding no...
wangdj1107 FPGA/CPLD
Recruiting WinCE embedded engineers, hardware engineers
Our company is a newly established company with a strong market, but we are in need of a group of experienced, passionate and entrepreneurial technicians to join us. We will give developers great free...
richpowerHK Embedded System
System Tasks in Verilog
I spent a long time looking at system tasks, but there is one thing I don't understand, which is what role does the system task play when simulating with Quartus? Can I comment out the system tasks in...
wall_e FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2432  640  1026  1287  263  49  13  21  26  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号