EEWORLDEEWORLDEEWORLD

Part Number

Search

ZL30152GGG

Description
IC clk translator 2ch 100fbga
Categorysemiconductor    Analog mixed-signal IC   
File Size288KB,3 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance  
Download Datasheet Parametric Compare View All

ZL30152GGG Online Shopping

Suppliers Part Number Price MOQ In stock  
ZL30152GGG - - View Buy Now

ZL30152GGG Overview

IC clk translator 2ch 100fbga

ZL30152GGG Parametric

Parameter NameAttribute value
Datasheets
ZL30152
Standard Package260
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Application Specific
PackagingTray
PLLYes
Main PurposeFibre Channel, PCI Express (PCIe), SONET/SDH
InpuClock
OutpuLVCMOS, LVPECL
Number of Circuits1
Ratio - InpuOutpu
Differential - InpuOutpu
Frequency - Max750MHz
Voltage - Supply*
Operating Temperature-40°C ~ 85°C
Mounting TypeSurface Mou
Package / Case64-BGA
Supplier Device Package*
ZL30152
Universal Rate Adapting Synchronous
Clock Generator
Short Form Data Sheet
January 2012
Features
Programmable synthesizers generate any clock-
rate from 1 kHz to 750 MHz
Precision synthesizers generate clocks with jitter
below 0.7 ps RMS for 10 G PHYs
Programmable digital PLL synchronize to any clock
rate from 1 kHz to 750 MHz
Flexible two-stage architecture translates between
arbitrary data rates, line coding rates and FEC
rates
Digital PLL filter jitter from 14 Hz, 28 Hz, 56 Hz,
112 Hz, 224 Hz, 448 Hz or 896 Hz
Automatic hitless reference switching and digital
holdover on reference fail
Two reference inputs configurable as single ended
or differential
Four LVPECL outputs and two LVCMOS outputs
Operates from a single crystal resonator or clock
oscillator
Configurable via SPI/I2C interface
Ordering Information
ZL30152GGG
ZL30152GGG2
64 Pin LBGA
64 Pin LBGA*
-40
o
C to +85
o
C
Trays
Trays
*Pb Free Tin/Silver/Copper
Applications
Clock Generation for Physical Line Interface:
SONET/SDH, OC-192/OC-48
SONET/SDH with FEC
10G Base X, R and W
100 BaseX, GE, Fibre channel
Clock Generation and Distribution for back plane
Interface:
TDM, Telecom Bus, Utopia, SBI
Rapid-IO, PCI-Express, serial MII, Star Fabric,
XAUI
Figure 1 - Functional Block Diagram
1
Copyright 2011, Microsemi Corporation. All Rights Reserved.

ZL30152GGG Related Products

ZL30152GGG ZL30152GGG2
Description IC clk translator 2ch 100fbga IC clk translator univ 64fbga
Standard Package 260 260
Category Integrated Circuits (ICs) Integrated Circuits (ICs)
Family Clock/Timing - Application Specific Clock/Timing - Application Specific
Packaging Tray Tray
PLL Yes Yes
Main Purpose Fibre Channel, PCI Express (PCIe), SONET/SDH Fibre Channel, PCI Express (PCIe), SONET/SDH
Inpu Clock Clock
Outpu LVCMOS, LVPECL LVCMOS, LVPECL
Number of Circuits 1 1
Ratio - Inpu Outpu Outpu
Differential - Inpu Outpu Outpu
Frequency - Max 750MHz 750MHz
Voltage - Supply * *
Operating Temperature -40°C ~ 85°C -40°C ~ 85°C
Mounting Type Surface Mou Surface Mou
Package / Case 64-BGA 64-BGA
Supplier Device Package * *

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1993  647  1630  1794  1060  41  14  33  37  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号